2022-02-14 21:38:58 +00:00
|
|
|
<?xml version="1.0" encoding="UTF-8"?>
|
|
|
|
|
<!-- IMPORTANT: This is an internal file that has been generated -->
|
|
|
|
|
<!-- by the Xilinx ISE software. Any direct editing or -->
|
|
|
|
|
<!-- changes made to this file may result in unpredictable -->
|
|
|
|
|
<!-- behavior or data corruption. It is strongly advised that -->
|
|
|
|
|
<!-- users do not edit the contents of this file. -->
|
|
|
|
|
<!-- -->
|
|
|
|
|
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
|
|
|
|
|
|
|
|
|
|
<messages>
|
2024-10-11 21:29:20 +00:00
|
|
|
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/SET.v" into library work</arg>
|
2024-10-09 12:04:44 +00:00
|
|
|
</msg>
|
|
|
|
|
|
2022-02-14 21:38:58 +00:00
|
|
|
</messages>
|
|
|
|
|
|
