Macintosh-HW/Warp-SE
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-SE.git synced 2024-11-21 17:31:47 +00:00
Code Issues Projects Releases Wiki Activity

Revert "Put back full RAM refresh conditions"

Browse Source 
This reverts commit adb2578821.
This commit is contained in:
Zane Kaminski 2023-04-09 23:26:32 -04:00
parent cf1b0ec03b
commit 8e273169a0
2 changed files with 5 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
cpld/RAM.v
View File

@ -4,7 +4,7 @@ module RAM(
/* AS cycle detection */
input BACT,
/* Select and ready signals */
input RAMCS, input RAMCS0X, input ROMCS, output reg RAMReady,
input RAMCS, input ROMCS, output reg RAMReady,
/* Refresh Counter Interface */
input RefReqIn, input RefUrgIn,
/* DRAM and NOR flash interface */
@ -16,8 +16,8 @@ module RAM(
/* RAM control state */
reg [2:0] RS = 0;
reg Once = 0;
reg RAMEN = 0;
reg Once = 0;
reg RASEL = 0;
reg CAS = 0;
reg RASrr = 0;
@ -59,10 +59,8 @@ module RAM(
assign RA[01] = !RASEL ? A[10] : A[02];
assign RA[00] = !RASEL ? A[09] : A[01];
wire RefFromRS0 = ((RefReq && BACT && !BACTr && !RAMCS0X) ||
(RefUrg && !BACT) ||
(RefUrg && BACT && !RAMCS0X) ||
(RefUrg && BACT && !RAMEN && !nWE));
wire RefFromRS0 = ((RefReq && !BACT) ||
(RefUrg && !BACT));
wire RefFromRS2 = RefUrg;
wire RAMStart = BACT && RAMCS && RAMEN;
always @(posedge CLK) begin

2
cpld/WarpSE.v
View File

@ -75,7 +75,7 @@ module WarpSE(
/* AS cycle detection */
BACT,
/* Select and ready signals */
RAMCS, RAMCS0X, ROMCS, RAMReady,
RAMCS, ROMCS, RAMReady,
/* Refresh Counter Interface */
RefReq, RefUrg,
/* DRAM and NOR flash interface */