Macintosh-HW/Warp-SE
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-SE.git synced 2024-11-22 08:32:09 +00:00
Code Issues Projects Releases Wiki Activity

More comments in RAM controller

Browse Source
This commit is contained in:
Zane Kaminski 2023-04-15 07:12:24 -04:00
parent 5d8cb62df3
commit c003bd2581
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
cpld/RAM.v
View File

@ -61,10 +61,14 @@ module RAM(
assign RA[01] = !RASEL ? A[10] : A[02]; assign RA[01] = !RASEL ? A[10] : A[02];
assign RA[00] = !RASEL ? A[09] : A[01]; assign RA[00] = !RASEL ? A[09] : A[01];
wire RS0toRef = (RefReq && BACT && !BACTr && !RAMCS0X) || wire RS0toRef = // Refresh during first clock of non-RAM access
(RefUrg && !RASEN) || (RefReq && BACT && !BACTr && !RAMCS0X) ||
// Urgent refresh while bus inactive
(RefUrg && !BACT) ||
// Urgent refresh during non-RAM access
(RefUrg && BACT && !RAMCS0X) || (RefUrg && BACT && !RAMCS0X) ||
(RefUrg && !BACT); // Urgent refresh if RAM is disabled
(RefUrg && !RASEN);
always @(posedge CLK) begin always @(posedge CLK) begin
case (RS[2:0]) case (RS[2:0])