Fix some Mac SE schematic redraw errors, more detailed BBU notes.

This commit is contained in:
Andrew Makousky 2020-10-18 14:47:39 -05:00
parent ff5125bfb1
commit 389122f2aa
2 changed files with 57 additions and 17 deletions

View File

@ -9,6 +9,14 @@ a huge number of pins, its purpose can be summarized as follows.
* Take the master 16 MHz clock as input and divided it down to
generate the 8 MHz, 3.7 MHz, and 2 MHz clock signals as output.
Note that these are the specific frequencies used: 15.667200 MHz,
7.8336 MHz, 3.672 MHz, and 1.9584 MHz.
Also, note that this is the routing of the source 16 MHz clock
signal. (1) 16 MHz master clock crystal -> (2) GLU chip, logically
ANDs master clock with GLU `*OE` to disable whole system clock under
certain circumstances), (3) BBU chip.
* Provide a single address bus interface to ROM, RAM, and I/O devices,
including simple digital I/O pins. Namely, for the ROM, RAM, SCC,
VIA, and IWM, it uses a simple method of checking which of the upper
@ -34,6 +42,12 @@ a huge number of pins, its purpose can be summarized as follows.
* 0xf00000 - 0xffffef: ??? (the ROM appears to be accessing here)
* 0xfffff0 - 0xffffff: Auto Vector
Note that all of these address ranges specified can be handled by
only checking the upper 5 bits of the address (A19-A23), which route
directly into the BBU from the main address bus. Well, except for
the last one, but our BBU doens't need to do any specially handling
for the sake of that zone.
* Control the RAM and ROM switches to expose the ROM overlay at
0x000000 and RAM at 0x600000 at startup.
@ -102,6 +116,9 @@ a huge number of pins, its purpose can be summarized as follows.
circuitry to double in this role without providing the drawbacks of
nonlinear video memory to software.
Unfortunately, this scheme also complicates reusing the same DRAM
row for performance improvements.
* Scan the CRT by driving the primary digital control signals
(`*VSYNC`, `*HSYNC`, `VIDOUT`). Read directly from RAM buffers as
required, and use `*DTACK` to prevent the CPU from accessing RAM at
@ -110,6 +127,16 @@ a huge number of pins, its purpose can be summarized as follows.
* Generate the PWM signals for sound output and disk drive speed
control. Read directly from RAM buffers as required.
* Handle SCSI DMA transfers, if the mode is enabled by the ROM.
However, as I understand it, the Macintosh SE ROM does not actually
support SCSI DMA transfer, even though the hardware is capable of
supporting it.
* Please note: For pin numbering, use this datasheet for reference
with the schematic and the physical board layout.
20201018/http://www.assmann-wsw.com/fileadmin/datasheets/ASS_0981_CO.pdf
There might be additional processing functions it may provide as a
convenience between the CPU and the various other hardware chips, but
chances are these processing functions are relatively simple.
@ -191,6 +218,9 @@ only simple, single-pin interfaces.
just reset all peripheral devices, but it will also reset the CPU
itself.
Note that the BBU needs a RESET input pin for its own sake since it
includes sequential logic to scan the CRT and sound buffers.
* I'm assuming `*PMCYC` is an output signal? It only connects to the
PDS slot and the F257 chips.

View File

@ -59,9 +59,9 @@
borderopacity="1.0"
inkscape:pageopacity="0.0"
inkscape:pageshadow="2"
inkscape:zoom="1"
inkscape:cx="594.82854"
inkscape:cy="557.57054"
inkscape:zoom="1.4142136"
inkscape:cx="964.40257"
inkscape:cy="791.37357"
inkscape:document-units="mm"
inkscape:current-layer="layer1"
showgrid="false"
@ -85,20 +85,25 @@
</rdf:RDF>
</metadata>
<g
inkscape:label="Layer 1"
inkscape:groupmode="layer"
id="layer1">
id="layer2"
inkscape:label="Scan"
sodipodi:insensitive="true"
style="display:none">
<image
sodipodi:absref="/home/members/src/macsehw/old_artifacts/schems/se_mlb_p1_proc.png"
xlink:href="se_mlb_p1_proc.png"
y="-1.2478054"
x="0.26458079"
id="image18"
preserveAspectRatio="none"
height="296.18311"
width="386.15598"
sodipodi:insensitive="true"
style="display:none" />
height="296.18311"
preserveAspectRatio="none"
id="image18"
x="0.26458079"
y="-1.2478054" />
</g>
<g
inkscape:label="Layer 1"
inkscape:groupmode="layer"
id="layer1">
<path
style="fill:none;stroke:#000000;stroke-width:0.3562324px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
d="m 191.91762,72.034942 -22.977,0.178117 -2.1374,-1.246814 -0.17811,-27.251779 -2.49362,-2.493628 -48.4476,0.356234 -2.49363,2.493626 0.53435,16.208574 -1.42493,1.603046 0.57888,20.661472 2.53816,1.959279 14.78364,-0.267175"
@ -2998,7 +3003,7 @@
id="tspan1027"
x="292.77591"
y="64.910294"
style="stroke-width:0.3562324">IOW</tspan></text>
style="stroke-width:0.3562324">IDW</tspan></text>
<path
style="fill:none;stroke:#000000;stroke-width:0.3562324px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
d="m 292.5978,63.529893 h 2.89438"
@ -16480,13 +16485,13 @@
<text
xml:space="preserve"
style="font-style:normal;font-weight:normal;font-size:1.66241777px;line-height:1;font-family:sans-serif;letter-spacing:0px;word-spacing:0px;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.3562324"
x="156.55267"
y="137.46233"
x="156.71637"
y="137.69618"
id="text4252"><tspan
sodipodi:role="line"
id="tspan4250"
x="156.55267"
y="137.46233"
x="156.71637"
y="137.69618"
style="stroke-width:0.3562324">SCSI</tspan></text>
<text
xml:space="preserve"
@ -25151,5 +25156,10 @@
d="m 157.68092,132.13402 3.3061,-0.0315"
id="path2747-3"
inkscape:connector-curvature="0" />
<path
style="fill:none;stroke:#000000;stroke-width:0.3562324px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
d="m 156.33793,136.25379 h 4.72008"
id="path1051-3"
inkscape:connector-curvature="0" />
</g>
</svg>

Before

Width:  |  Height:  |  Size: 1.1 MiB

After

Width:  |  Height:  |  Size: 1.1 MiB