dingusppc/devices/serial/escc.cpp

159 lines
4.3 KiB
C++
Raw Normal View History

2021-10-25 20:18:02 +00:00
/*
DingusPPC - The Experimental PowerPC Macintosh emulator
2022-02-23 21:23:02 +00:00
Copyright (C) 2018-22 divingkatae and maximum
2021-10-25 20:18:02 +00:00
(theweirdo) spatium
(Contact divingkatae#1017 or powermax#2286 on Discord for more info)
This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <https://www.gnu.org/licenses/>.
*/
/** @file Enhanced Serial Communications Controller (ESCC) emulation. */
#include "escc.h"
#include <loguru.hpp>
#include <cinttypes>
#include <memory>
EsccController::EsccController()
{
this->ch_a = std::unique_ptr<EsccChannel> (new EsccChannel("A"));
this->ch_b = std::unique_ptr<EsccChannel> (new EsccChannel("B"));
this->reg_ptr = 0;
}
2022-02-23 21:23:02 +00:00
void EsccController::reset()
{
this->master_int_cntrl &= 0xFC;
this->master_int_cntrl |= 0xC0;
this->ch_a->reset(true);
this->ch_b->reset(true);
}
2021-10-25 20:18:02 +00:00
uint8_t EsccController::read(uint8_t reg_offset)
{
switch(reg_offset) {
case EsccReg::Port_B_Cmd:
LOG_F(9, "ESCC: reading Port B register RR%d", this->reg_ptr);
this->reg_ptr = 0;
2022-02-23 21:23:02 +00:00
return this->ch_b->read_reg(reg_offset);
2021-10-25 20:18:02 +00:00
break;
case EsccReg::Port_A_Cmd:
LOG_F(9, "ESCC: reading Port A register RR%d", this->reg_ptr);
this->reg_ptr = 0;
2022-02-23 21:23:02 +00:00
return this->ch_a->read_reg(reg_offset);
2021-10-25 20:18:02 +00:00
break;
default:
LOG_F(INFO, "ESCC: reading register %d", reg_offset);
}
return 0;
}
void EsccController::write(uint8_t reg_offset, uint8_t value)
{
switch(reg_offset) {
case EsccReg::Port_B_Cmd:
this->write_internal(this->ch_b.get(), value);
break;
case EsccReg::Port_A_Cmd:
this->write_internal(this->ch_a.get(), value);
break;
default:
LOG_F(INFO, "ESCC: writing 0x%X to register %d", value, reg_offset);
}
}
void EsccController::write_internal(EsccChannel *ch, uint8_t value)
{
if (this->reg_ptr) {
2022-02-23 21:23:02 +00:00
// chip-specific registers
if (this->reg_ptr == 9) {
// see if some reset is requested
switch(value & 0xC0) {
case RESET_CH_B:
this->master_int_cntrl &= 0xDF;
this->ch_b->reset(false);
break;
case RESET_CH_A:
this->master_int_cntrl &= 0xDF;
this->ch_a->reset(false);
break;
case RESET_ESCC:
this->reset();
break;
}
this->master_int_cntrl = value & 0x3F;
} else if (this->reg_ptr == 2) {
this->int_vec = value;
} else { // channel-specific registers
ch->write_reg(this->reg_ptr, value);
}
2021-10-25 20:18:02 +00:00
this->reg_ptr = 0;
} else {
this->reg_ptr = value & 7;
switch(value >> 3) {
case WR0Cmd::Point_High:
this->reg_ptr |= 8;
break;
}
}
}
2022-02-23 21:23:02 +00:00
// ======================== ESCC Channel methods ==============================
void EsccChannel::reset(bool hw_reset)
{
this->write_regs[1] &= 0x24;
this->write_regs[3] &= 0xFE;
this->write_regs[4] |= 0x04;
this->write_regs[5] &= 0x61;
this->write_regs[15] = 0xF8;
this->read_regs[0] &= 0x3C;
this->read_regs[0] |= 0x44;
this->read_regs[1] = 0x06;
this->read_regs[3] = 0x00;
this->read_regs[10] = 0x00;
if (hw_reset) {
this->write_regs[10] = 0;
this->write_regs[11] = 8;
this->write_regs[14] &= 0xC0;
this->write_regs[14] |= 0x20;
} else {
this->write_regs[10] &= 0x60;
this->write_regs[14] &= 0xC3;
this->write_regs[14] |= 0x20;
}
}
2021-10-25 20:18:02 +00:00
void EsccChannel::write_reg(int reg_num, uint8_t value)
{
this->write_regs[reg_num] = value;
LOG_F(9, "ESCC: writing 0x%X to Channel %s WR%d", value, this->name.c_str(),
reg_num);
2022-02-23 21:23:02 +00:00
}
uint8_t EsccChannel::read_reg(int reg_num)
{
return 0;
2021-10-25 20:18:02 +00:00
}