dingusppc/devices/video/control.h
joevt 3ee2ea1871 Fix read/write argument names
base class uses reg_start so derived classes should do the same.
Some derived class already uses reg_start for read method.
2022-08-22 17:16:22 -07:00

144 lines
4.3 KiB
C++

/*
DingusPPC - The Experimental PowerPC Macintosh emulator
Copyright (C) 2018-22 divingkatae and maximum
(theweirdo) spatium
(Contact divingkatae#1017 or powermax#2286 on Discord for more info)
This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <https://www.gnu.org/licenses/>.
*/
/** @file TNT on-board video output definitions. */
#ifndef CONTROL_VIDEO_H
#define CONTROL_VIDEO_H
#include <devices/common/i2c/athens.h>
#include <devices/common/pci/pcidevice.h>
#include <devices/ioctrl/macio.h>
#include <devices/video/displayid.h>
#include <devices/video/videoctrl.h>
#include <cinttypes>
#include <memory>
#define TEST_STROBE (1 << 3) // strobe bit
// Memory-mapped registers.
namespace ControlRegs {
enum ControlRegs : int {
CUR_LINE = 0x00, // current active video line
VFPEQ = 0x01,
VFP = 0x02,
VAL = 0x03, // vertical active line
VBP = 0x04,
VBPEQ = 0x05, // begin of th vertical back porch with equalization
VSYNC = 0x06,
VHLINE = 0x07,
PIPED = 0x08,
HPIX = 0x09,
HFP = 0x0A,
HAL = 0x0B, // horizontal active line
HBWAY = 0x0C,
HSP = 0x0D,
HEQ = 0x0E,
HLFLN = 0x0F,
HSERR = 0x10,
CNTTST = 0x11, // Swatch counter test
TEST = 0x12,
GBASE = 0x13, // Graphics base address
ROW_WORDS = 0x14,
MON_SENSE = 0x15, // Monitor sense control & status
ENABLE = 0x16,
GSC_DIVIDE = 0x17, // graphics clock divide count
REFRESH_COUNT = 0x18,
INT_ENABLE = 0x19,
INT_STATUS = 0x1A
};
}; // namespace ControlRegs
namespace RadacalRegs {
enum RadacalRegs : uint8_t {
ADDRESS = 0, // address register
CURSOR_DATA = 1, // cursor data
MULTI = 2, // multipurpose section
CLUT_DATA = 3, // color palette data
// multipurpose section registers
CURSOR_POS_HI = 0x10, // cursor position, high-order byte
CURSOR_POS_LO = 0x11, // cursor position, low-order byte
MISC_CTRL = 0x20, // miscellaneus control bits
DBL_BUF_CTRL = 0x21, // double buffer control bits
};
}; // namespace RadacalRegs
class ControlVideo : public PCIDevice, public VideoCtrlBase, public IobusDevice {
public:
ControlVideo();
~ControlVideo() = default;
static std::unique_ptr<HWComponent> create() {
return std::unique_ptr<ControlVideo>(new ControlVideo());
}
// MMIODevice methods
uint32_t read(uint32_t rgn_start, uint32_t offset, int size);
void write(uint32_t rgn_start, uint32_t offset, uint32_t value, int size);
protected:
void notify_bar_change(int bar_num);
void enable_display();
void disable_display();
// IobusDevice methods for RaDACal
uint16_t iodev_read(uint32_t address);
void iodev_write(uint32_t address, uint16_t value);
private:
std::unique_ptr<DisplayID> display_id;
std::unique_ptr<AthensClocks> clk_gen;
std::unique_ptr<uint8_t[]> vram_ptr;
uint32_t vram_size;
uint32_t vram_base = 0;
uint32_t regs_base = 0;
uint32_t prev_test = 0x433;
uint32_t test = 0;
uint32_t clock_divider = 0;
uint32_t row_words = 0;
uint32_t fb_base = 0;
uint16_t swatch_params[16];
int test_shift = 0;
uint8_t cur_mon_id = 0;
uint8_t flags = 0;
uint8_t int_enable = 0;
// RaDACal internal state
uint8_t rad_addr = 0;
uint8_t rad_cr = 0;
uint8_t rad_dbl_buf_cr = 0;
uint8_t rad_cur_pos_hi = 0;
uint8_t rad_cur_pos_lo = 0;
uint8_t comp_index;
uint8_t clut_color[3];
};
#endif // CONTROL_VIDEO_H