This website requires JavaScript.
Explore
Mirrors
Help
Sign In
zjkuki
/
GR8RAM
Watch
1
Star
0
Fork
0
You've already forked GR8RAM
forked from
Apple-2-HW/GR8RAM
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
f471e04244
GR8RAM
/
cpld
/
output_files
/
GR8RAM.done
2 lines
25 B
Plaintext
Raw
Normal View
History
Unescape
Escape
New PLD revision For write operations, register data is latched and CAS signal becomes in the middle of S6, 70ns before the end of PHI0. This gives more write data setup time, which may be needed on the Apple II with the 1 MHz 6502.
2019-10-18 19:07:38 +00:00
Fri Oct 18 15:02:11 2019
Reference in New Issue
Copy Permalink