6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-27 06:35:04 +00:00
Code Issues Projects Releases Wiki Activity

The final two tests were at fault — expecting POPs to write rather than read. Fixed, so the subset of timing tests as-yet implemented now passes. Which means it's time to slog through further tests.

Browse Source
This commit is contained in:
Thomas Harte 2017-06-19 07:45:41 -04:00
parent e3244eb68e
commit 002098d496
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
OSBindings/Mac/Clock SignalTests/Z80MachineCycleTests.swift
View File

@ -391,8 +391,8 @@ class Z80MachineCycleTests: XCTestCase {
program: [0xe1],
busCycles: [
MachineCycle(operation: .readOpcode, length: 4),
MachineCycle(operation: .write, length: 3),
MachineCycle(operation: .write, length: 3),
MachineCycle(operation: .read, length: 3),
MachineCycle(operation: .read, length: 3),
]
)
}
@ -404,8 +404,8 @@ class Z80MachineCycleTests: XCTestCase {
busCycles: [
MachineCycle(operation: .readOpcode, length: 4),
MachineCycle(operation: .readOpcode, length: 4),
MachineCycle(operation: .write, length: 3),
MachineCycle(operation: .write, length: 3),
MachineCycle(operation: .read, length: 3),
MachineCycle(operation: .read, length: 3),
]
)
}