Thomas Harte
|
2ca1eb4cf8
|
Move set_pc into the operation-specific group.
|
2022-05-09 16:20:15 -04:00 |
|
Thomas Harte
|
0af8660181
|
Remove add_pc and decline_branch in favour of operation-specific signals.
|
2022-05-09 16:19:25 -04:00 |
|
Thomas Harte
|
2f7cff84d9
|
Enable missing rotates and shifts.
|
2022-05-09 11:26:01 -04:00 |
|
Thomas Harte
|
0818fd7828
|
Ensure no status updates fall through the cracks.
|
2022-05-07 21:29:12 -04:00 |
|
Thomas Harte
|
bf8c97abbb
|
Permit TRAP, TRAPV and CHK to push the next PC rather than the current.
|
2022-05-07 20:32:39 -04:00 |
|
Thomas Harte
|
2b3900fd14
|
Fix LINK A7.
|
2022-05-07 08:15:26 -04:00 |
|
Thomas Harte
|
1defeca1ad
|
Implement RTS, RTR, RTE.
|
2022-05-06 12:30:49 -04:00 |
|
Thomas Harte
|
ac6a9ab631
|
Fix TAS Dn.
|
2022-05-06 12:23:04 -04:00 |
|
Thomas Harte
|
8176bb6f79
|
Expose issues with TST and TAS.
|
2022-05-06 12:18:56 -04:00 |
|
Thomas Harte
|
9c266d4316
|
Proceed to unimplemented TST.
|
2022-05-06 11:33:57 -04:00 |
|
Thomas Harte
|
607ddd2f78
|
Preserve MOVEM order in Operation .
|
2022-05-06 09:45:06 -04:00 |
|
Thomas Harte
|
9ab70b340c
|
Route MOVEM appropriately.
|
2022-05-05 12:42:57 -04:00 |
|
Thomas Harte
|
67462c2f92
|
Rewire MOVEP.
|
2022-05-05 12:27:36 -04:00 |
|
Thomas Harte
|
665f2d4c00
|
Attempts MOVEP.
|
2022-05-05 09:00:33 -04:00 |
|
Thomas Harte
|
64586ca7ba
|
Implement BTST/etc.
|
2022-05-04 20:57:22 -04:00 |
|
Thomas Harte
|
15c90e546f
|
Fix rotates and shifts to memory.
|
2022-05-04 19:44:59 -04:00 |
|
Thomas Harte
|
5d1d94848c
|
Take a bash at LINK and UNLK.
|
2022-05-04 08:26:11 -04:00 |
|
Thomas Harte
|
de58ec71fd
|
Fix EXT, SWAP.
|
2022-05-03 20:17:36 -04:00 |
|
Thomas Harte
|
052ba80fd7
|
Add enough wiring to complete but fail EXT and JMP/JSR.
|
2022-05-03 15:49:55 -04:00 |
|
Thomas Harte
|
af973138df
|
Correct decoding of Bcc.b, satisfying Bcc and BSR tests.
|
2022-05-03 15:32:54 -04:00 |
|
Thomas Harte
|
5a87506f3d
|
Fix Bcc, making decision that add_pc is relative to start of instruction.
|
2022-05-03 15:21:42 -04:00 |
|
Thomas Harte
|
90f0005cf2
|
Proceed to failing Bcc and flagging up my lack of an implementation for BSR.
|
2022-05-03 14:45:49 -04:00 |
|
Thomas Harte
|
d8b3748d24
|
Fix Scc size, DBcc behaviour.
|
2022-05-03 14:40:51 -04:00 |
|
Thomas Harte
|
1b224c961e
|
Fix Scc, add operand flags for DBcc.
|
2022-05-03 14:23:57 -04:00 |
|
Thomas Harte
|
c61809f0c4
|
Add CMPAl .
|
2022-05-03 09:20:02 -04:00 |
|
Thomas Harte
|
2f2d6bc08b
|
Correct CMPw.
|
2022-05-03 09:05:34 -04:00 |
|
Thomas Harte
|
3827ecd6d3
|
Proceed to complete test running.
|
2022-05-02 12:57:45 -04:00 |
|
Thomas Harte
|
73f340586d
|
Proceed to building, but failing tests.
|
2022-05-02 07:45:07 -04:00 |
|
Thomas Harte
|
3c26177239
|
Provide both compile- and run-time operation selection options.
|
2022-05-01 17:39:56 -04:00 |
|
Thomas Harte
|
52f355db24
|
Decision: operation is not a template parameter. Hence can use condition as fully typed.
|
2022-04-30 14:08:51 -04:00 |
|
Thomas Harte
|
e4426dc952
|
Introduce calculate EA steps.
|
2022-04-29 20:30:48 -04:00 |
|
Thomas Harte
|
9359f6477b
|
Start drafting an Executor.
|
2022-04-29 17:12:06 -04:00 |
|
Thomas Harte
|
78b60dbd1a
|
Evict MOVEM and MOVEP, enable TRAP and TRAPV, complete CHK.
|
2022-04-29 14:43:30 -04:00 |
|
Thomas Harte
|
8066b19f93
|
Correct typos.
|
2022-04-29 07:57:02 -04:00 |
|
Thomas Harte
|
abd2a831a3
|
Added a further ambiguity.
|
2022-04-29 05:08:44 -04:00 |
|
Thomas Harte
|
824d3ae3f7
|
Conclusion: a union does produce better code.
(But needn't be so verbose)
|
2022-04-29 04:51:02 -04:00 |
|
Thomas Harte
|
727a14c6f9
|
Add notes for myself on decisions yet to make.
|
2022-04-29 03:53:17 -04:00 |
|
Thomas Harte
|
13d20137d3
|
Tackle two lingering references to exception_handler.
|
2022-04-29 03:38:23 -04:00 |
|
Thomas Harte
|
33c9ea2cf7
|
A flow controller feels more natural than an exception handler.
|
2022-04-28 20:42:04 -04:00 |
|
Thomas Harte
|
1d8d2b373b
|
Port all simple instruction bodies.
|
2022-04-28 16:55:47 -04:00 |
|