Thomas Harte
|
979bf42541
|
Fix ASL overflow test.
|
2022-10-18 22:43:17 -04:00 |
|
Thomas Harte
|
d09473b66f
|
Move common negative and zero logic into Status.
|
2022-10-18 14:51:51 -04:00 |
|
Thomas Harte
|
b31b4a5d10
|
Reformulate NOT in terms of EOR, and clean up elsewhere.
|
2022-10-18 12:17:55 -04:00 |
|
Thomas Harte
|
5560a0ed39
|
Fix overflow test for ASL.
|
2022-10-18 11:47:36 -04:00 |
|
Thomas Harte
|
a1ae7c28b2
|
Add various insurances against undefined behaviour.
|
2022-10-18 11:30:40 -04:00 |
|
Thomas Harte
|
fb2b7969a2
|
Add TODO to self on undefined behaviour.
|
2022-10-17 23:14:14 -04:00 |
|
Thomas Harte
|
abb19e6670
|
Populate carry whenever count != 0, regardless of modulo.
|
2022-10-17 22:57:21 -04:00 |
|
Thomas Harte
|
555250dbd9
|
Don't trample on X before use.
|
2022-10-17 22:19:35 -04:00 |
|
Thomas Harte
|
8148397f62
|
Fill in comments, eliminate u/s_extend16 macros.
|
2022-10-17 15:37:13 -04:00 |
|
Thomas Harte
|
f095bba1ca
|
Eliminate bitwise macros.
|
2022-10-17 15:21:54 -04:00 |
|
Thomas Harte
|
ee3a3df0b5
|
Eliminate SBCD macro.
|
2022-10-17 15:12:38 -04:00 |
|
Thomas Harte
|
aff1caed15
|
Clean up formatting.
|
2022-10-17 15:05:23 -04:00 |
|
Thomas Harte
|
da03cd58c1
|
Add overt casting.
|
2022-10-17 15:04:28 -04:00 |
|
Thomas Harte
|
ce98ca4bdd
|
Pull RO[L/R][X]m out of their macro stupor.
|
2022-10-17 11:27:04 -04:00 |
|
Thomas Harte
|
cc55f0586d
|
Clean up ASL/ASR/LSL/LSRm.
|
2022-10-17 11:18:10 -04:00 |
|
Thomas Harte
|
47e8f3c0f1
|
Collapse [A/L]S[L/R].[bwl] into a template.
|
2022-10-16 22:21:20 -04:00 |
|
Thomas Harte
|
d5ceb934d2
|
Fix overflow flags, avoid bigger-word usage.
|
2022-10-16 21:52:00 -04:00 |
|
Thomas Harte
|
17c1e51231
|
Commute ROL/ROR to templates.
|
2022-10-16 12:19:09 -04:00 |
|
Thomas Harte
|
fee072b404
|
Commute ROXL and ROXR into a template.
|
2022-10-16 12:06:28 -04:00 |
|
Thomas Harte
|
0a9c392371
|
Remove unused bit_count .
|
2022-10-13 15:01:06 -04:00 |
|
Thomas Harte
|
06dbb7167b
|
Unify TST.
|
2022-10-11 21:31:14 -04:00 |
|
Thomas Harte
|
eff9a09b9f
|
Collapse MOVE and NEG[X] similarities.
|
2022-10-11 21:27:18 -04:00 |
|
Thomas Harte
|
1f19141746
|
Eliminate BiggerInt .
|
2022-10-11 16:19:47 -04:00 |
|
Thomas Harte
|
28093196b9
|
Convert DIVU/DIVS logic to a template.
|
2022-10-11 16:16:53 -04:00 |
|
Thomas Harte
|
eb206a08d9
|
Templatise MULU/MULS.
|
2022-10-11 16:02:20 -04:00 |
|
Thomas Harte
|
b2f005da1b
|
Collapse SR/CCR bitwise operations into a template.
|
2022-10-11 15:53:11 -04:00 |
|
Thomas Harte
|
8305a3b46a
|
Consolidate compare logic.
|
2022-10-11 12:57:02 -04:00 |
|
Thomas Harte
|
f3f23f90a3
|
Consolidate repetition in CLR.
|
2022-10-11 11:22:34 -04:00 |
|
Thomas Harte
|
77bc60bf86
|
Consolidate BCLR, BCHG and BSET into a macro.
|
2022-10-11 10:47:55 -04:00 |
|
Thomas Harte
|
ec5d57fefe
|
Eliminate 64-bit work.
|
2022-10-11 10:33:28 -04:00 |
|
Thomas Harte
|
58396f0c52
|
Perform a prima facie conversion of ADD/SUB[/X] from macros to templates.
|
2022-10-10 22:21:13 -04:00 |
|
Thomas Harte
|
451b730c8e
|
Avoid returning without value in release builds.
|
2022-09-09 16:48:12 -04:00 |
|
Thomas Harte
|
72b6ab4389
|
Provide a route to operation that factors in addressing mode.
|
2022-09-06 11:26:16 -04:00 |
|
Thomas Harte
|
effe8c102d
|
Provide a direct to_string on Operation .
|
2022-09-05 21:52:20 -04:00 |
|
Thomas Harte
|
8ada73b283
|
Use the outer switch for addressing mode dispatch, saving a lot of syntax.
|
2022-06-13 08:57:49 -04:00 |
|
Thomas Harte
|
71e38a6781
|
Fix decoding of RESET.
|
2022-06-03 11:15:50 -04:00 |
|
Thomas Harte
|
02b6ea6c46
|
Factor out would-accept-interrupt test, per uncertainty re: level 7.
|
2022-06-03 08:31:56 -04:00 |
|
Thomas Harte
|
c3b436fe96
|
Use int64_t as an intermediary to avoid x86 exception on INT_MIN/-1.
|
2022-06-02 21:39:52 -04:00 |
|
Thomas Harte
|
659e4f6987
|
Include fixed cost of rolls. Which includes providing slightly more information to did_shift .
|
2022-06-01 20:30:51 -04:00 |
|
Thomas Harte
|
75e85b80aa
|
Factor out the common stuff of exception state.
|
2022-06-01 08:20:33 -04:00 |
|
Thomas Harte
|
73815ba1dd
|
No need for this hoop jumping here.
|
2022-06-01 08:20:06 -04:00 |
|
Thomas Harte
|
8ffaf1a8e4
|
Ensure did_divu/s are performed even upon divide by zero.
|
2022-05-29 21:18:19 -04:00 |
|
Thomas Harte
|
7788a109b0
|
Tweak more overtly to avoid divide by zero.
|
2022-05-29 20:51:50 -04:00 |
|
Thomas Harte
|
3ef53315a2
|
Don't try to append operands to 'None'.
|
2022-05-29 15:28:16 -04:00 |
|
Thomas Harte
|
3da720c789
|
Make requires_supervisor explicitly compile-time usable.
|
2022-05-29 14:55:24 -04:00 |
|
Thomas Harte
|
c97245e626
|
Fix CalcEA timing; make MOVEfromSR a read-modify-write.
|
2022-05-27 10:32:28 -04:00 |
|
Thomas Harte
|
463fbb07f9
|
Adapt remaining 68000 tests to use Mk2.
|
2022-05-25 10:55:17 -04:00 |
|
Thomas Harte
|
9e3c2b68d7
|
Eliminate potential future implicit conversion warnings.
|
2022-05-24 11:05:24 -04:00 |
|
Thomas Harte
|
3349bcaaed
|
Attempt interrupt support.
|
2022-05-24 10:53:59 -04:00 |
|
Thomas Harte
|
6a442e0136
|
MOVEM has an immediate first operand.
|
2022-05-20 20:34:51 -04:00 |
|