Thomas Harte
|
ccd2cb44a2
|
Fills in enough of the SCC to allow completion of the Macintosh side of that relationship.
|
2019-06-12 17:51:50 -04:00 |
|
Thomas Harte
|
ad8b68c998
|
Switches to a proper form of zero-upon-read data.
Not that it's necessarily correct.
|
2019-06-11 19:53:51 -04:00 |
|
Thomas Harte
|
3c075e9542
|
Switches drives 0 and 1.
|
2019-06-10 14:58:39 -04:00 |
|
Thomas Harte
|
9230969f43
|
Corrects enough of the 6522 and Keyboard to get an initial command seemingly working.
|
2019-06-10 09:28:27 -04:00 |
|
Thomas Harte
|
0e16c67805
|
Improves shift register connection, towards having the keyboard function properly.
It now seems not to receive a command terminator, but is at least getting a command.
|
2019-06-08 23:04:55 -04:00 |
|
Thomas Harte
|
697e094a4e
|
Sketches out the absolute basics of an SCC interface.
|
2019-06-08 18:47:11 -04:00 |
|
Thomas Harte
|
50d37798a2
|
Eradicates magic constants.
|
2019-06-06 21:37:43 -04:00 |
|
Thomas Harte
|
e9d0676e75
|
Fiddles further with the tachometer.
|
2019-06-06 21:36:19 -04:00 |
|
Thomas Harte
|
7591906777
|
Numerous IWM fixes: the machine now seems to be trying to measure the tachometer.
|
2019-06-06 18:32:11 -04:00 |
|
Thomas Harte
|
a413ae11cb
|
Makes some sort of first attempt at having the IWM read.
|
2019-06-04 22:13:00 -04:00 |
|
Thomas Harte
|
b8a1553368
|
Adds putative support for PlusToo-style BIN files.
Albeit a bit of a guess, since it's not intended to be an emulator file format.
|
2019-06-04 21:41:09 -04:00 |
|
Thomas Harte
|
8557558bd8
|
Mildly improves investigatory reporting.
|
2019-06-03 21:51:45 -04:00 |
|
Thomas Harte
|
abe55fe950
|
Adds Timer 1 toggling of PB7.
|
2019-06-03 15:39:20 -04:00 |
|
Thomas Harte
|
da2b190288
|
Stores expected bit length.
|
2019-06-01 19:08:29 -04:00 |
|
Thomas Harte
|
48d837c636
|
Attempts to respond more sensibly to various queries.
Including adding a 1-second delay on motor off.
|
2019-06-01 18:43:47 -04:00 |
|
Thomas Harte
|
723137c0d4
|
With some time additions to the 6522, starts wiring in Macintosh audio.
The audio buffer is also the disk motor buffer, so this is preparatory to further disk work.
|
2019-06-01 14:39:40 -04:00 |
|
Thomas Harte
|
4197c6f149
|
Attempts to make some further semantic sense of the various IWM controls.
|
2019-05-30 22:17:49 -04:00 |
|
Thomas Harte
|
4632be4fe5
|
Wires up the final IWM signal, SEL, preparatory to an implementation.
|
2019-05-30 12:08:00 -04:00 |
|
Thomas Harte
|
8293b18278
|
Adds a TODO on what I think might be an incorrect implementation?
|
2019-05-08 15:06:40 -04:00 |
|
Thomas Harte
|
2ba0364850
|
Adds the shift register interrupt.
|
2019-05-08 15:02:07 -04:00 |
|
Thomas Harte
|
2e7bc0b98a
|
Attempts the shift register.
|
2019-05-08 14:54:40 -04:00 |
|
Thomas Harte
|
8278809383
|
Attempts to get more rigorous on communicating outward control line changes.
|
2019-05-08 13:33:22 -04:00 |
|
Thomas Harte
|
4367459cf2
|
Takes a first go at handshake and pulse modes.
|
2019-05-08 12:48:29 -04:00 |
|
Thomas Harte
|
254132b83d
|
Eliminates 6522Base in pursuit of working handshake modes.
Specifically: this means that the places from which the BusHandler may be called are more numerous.
|
2019-05-08 12:35:17 -04:00 |
|
Thomas Harte
|
7e6d4f5a3e
|
Adds emulation of the real-time clock.
|
2019-05-08 00:12:19 -04:00 |
|
Thomas Harte
|
ce099a297a
|
Eliminates RAM writes in ROM area.
I no longer think that logic is correct.
|
2019-05-07 17:16:22 -04:00 |
|
Thomas Harte
|
96facc103a
|
Adds an IWM shim and corrects graphics output.
... now that there is some.
|
2019-05-05 21:55:34 -04:00 |
|
Thomas Harte
|
62a1d69cee
|
Implements proper AY IO output behaviour.
|
2019-03-05 20:20:26 -05:00 |
|
Thomas Harte
|
d97348dd38
|
Eliminates dangling uses of printf .
|
2019-03-02 18:07:05 -05:00 |
|
Thomas Harte
|
7030abca97
|
Corrects PAL colours for the Vic-20.
|
2019-02-25 19:28:52 -05:00 |
|
Thomas Harte
|
e5addb27ec
|
Corrects log output.
|
2019-02-18 20:49:01 -05:00 |
|
Thomas Harte
|
2ef6d4327c
|
Resolves further build warnings.
|
2019-01-13 20:37:50 -05:00 |
|
Thomas Harte
|
248a8efd2f
|
Corrects declared pixel clock GCD.
|
2019-01-06 16:32:13 -05:00 |
|
Thomas Harte
|
601961deeb
|
Wires through set_display_type .
|
2018-11-29 20:44:21 -08:00 |
|
Thomas Harte
|
64465f97b6
|
Starts towards reintroducing the proper mechanisms for selecting a display type at runtime.
|
2018-11-28 17:53:33 -08:00 |
|
Thomas Harte
|
5618288459
|
Reduces visible area, producing a tighter crop.
|
2018-11-25 22:32:12 -05:00 |
|
Thomas Harte
|
ee89be6730
|
Removes many stray spaces.
|
2018-11-23 22:32:32 -05:00 |
|
Thomas Harte
|
770d7e90e9
|
Removes stale sampling functions.
|
2018-11-22 22:47:29 -05:00 |
|
Thomas Harte
|
b9aca39eb0
|
Reintroduces Vic-20 output.
Resolving errors in shader generation while I'm here.
|
2018-11-22 22:43:42 -05:00 |
|
Thomas Harte
|
c5d9bf2c12
|
Optimises slightly for black borders.
Specifically to help to debug proper display of unused lines in the new scan target.
|
2018-11-17 18:23:42 -05:00 |
|
Thomas Harte
|
15b1176841
|
Ensures no border output if space is not allocated.
|
2018-11-14 22:32:33 -05:00 |
|
Thomas Harte
|
9dff13cbbf
|
Re-establishes output from the machines with 9918s and derivatives.
|
2018-11-14 22:25:19 -05:00 |
|
Thomas Harte
|
6d277fecd5
|
Makes ScanTarget a little more communicative and orthogonal.
|
2018-11-10 19:52:57 -05:00 |
|
Thomas Harte
|
f6562de325
|
Possibly adds enough for the Electron and ZX80 to start outputting dummy lines.
Let's see!
|
2018-11-03 23:40:39 -04:00 |
|
Thomas Harte
|
b40211d2c0
|
Starts to bend 'CRTMachine' to a world farther from owning the GPU relationship.
|
2018-11-03 21:54:25 -04:00 |
|
Thomas Harte
|
da4d883321
|
Adds first, incomplete attempts to talk to a ScanTarget from the CRT.
Does away with the hassle of `unsigned` while I'm here; that was a schoolboy error.
|
2018-11-03 19:58:44 -04:00 |
|
Thomas Harte
|
f65d80b7d1
|
Ensures offset and flags are initialised to 0.
This prevents a potential crash at startup.
|
2018-10-29 22:09:32 -04:00 |
|
Thomas Harte
|
8652d8b23d
|
(Mostly) randomises the 9918 start position.
|
2018-10-26 21:02:56 -04:00 |
|
Thomas Harte
|
e02aa885d8
|
Testing against the ColecoVision suggests this is probably always 7.
|
2018-10-26 20:59:12 -04:00 |
|
Thomas Harte
|
bb09762029
|
Introduces extra delays to VRAM access.
|
2018-10-26 20:19:08 -04:00 |
|