Thomas Harte
|
3889646d6b
|
Takes a swing at incorporating krom's 65816 test suite. At least as far as ADC.
|
2020-11-02 21:09:32 -05:00 |
|
Thomas Harte
|
b22aa5d699
|
Starts transcribing the addressing examples I have into tests.
Correspondingly extends the exposed register set and test-machine addressing range.
|
2020-10-13 21:38:30 -04:00 |
|
Thomas Harte
|
0418f51ef2
|
Takes a shot at emulation-mode 'exceptions'.
It's just RTI and correct decimal SBC left of the official 6502s now, I think.
|
2020-10-08 17:52:13 -04:00 |
|
Thomas Harte
|
ef1a514785
|
Introduces 6502Selector, for picking either a 6502 or a 65816 based on a single template parameter.
|
2020-09-28 21:35:46 -04:00 |
|
Thomas Harte
|
5449e90b34
|
Edges towards offering the 65816 as another type of 6502 for testing.
|
2020-09-26 22:31:50 -04:00 |
|
Thomas Harte
|
b13b0d9311
|
Starts towards implementing some OPL test cases.
|
2020-04-14 23:51:45 -04:00 |
|
Thomas Harte
|
7959d243f6
|
Adds single-stepping. Of a kind.
|
2020-02-24 23:31:42 -05:00 |
|
Thomas Harte
|
79dd402bc8
|
Consolidates different test port input selection.
|
2020-02-23 16:12:28 -05:00 |
|
Thomas Harte
|
189122ab84
|
Fixes test units.
|
2020-01-27 20:35:58 -05:00 |
|
Thomas Harte
|
f42655a0fc
|
Promote DigitalPhaseLockedLoop to a template, simplify to O(1) add_pulse.
|
2020-01-12 17:25:21 -05:00 |
|
Thomas Harte
|
c1bae49a92
|
Standardises on read and write for bus accesses.
Logic being: name these things for the bus action they model, not the effect they have.
|
2020-01-05 13:40:02 -05:00 |
|
Thomas Harte
|
ed831e5912
|
Fixes test syntax errors.
|
2019-12-23 22:13:25 -05:00 |
|
Thomas Harte
|
0dae608da5
|
Embraces std::make_[unique/shared] in place of .reset(new .
|
2019-12-23 21:31:46 -05:00 |
|
Thomas Harte
|
1c154131f9
|
Expands size of storage in Cycles/HalfCycles; adjusts widely to compensate.
|
2019-10-29 22:36:29 -04:00 |
|
Thomas Harte
|
210bcaa56d
|
Introduces an initial shift unit test, and makes it pass.
|
2019-07-07 22:13:36 -04:00 |
|
Thomas Harte
|
ddf45a0010
|
Ensures NMI and RST reset D on 65C02s.
|
2018-08-14 19:49:14 -04:00 |
|
Thomas Harte
|
1a44ef0469
|
Introduces Klaus Dorman's 65C02 tests. All failing.
|
2018-08-06 21:48:43 -04:00 |
|
Thomas Harte
|
ebce9a2e51
|
Fixes test target.
|
2018-08-06 21:15:13 -04:00 |
|
Thomas Harte
|
0b771ce61a
|
Removes all instances of the copyright symbol.
|
2018-05-13 15:19:52 -04:00 |
|
Thomas Harte
|
66faed4008
|
Gives MachineForTargets complete responsibility for initial machine state.
|
2018-01-25 18:28:19 -05:00 |
|
Thomas Harte
|
05b95ea2e0
|
Corrects Xcode tests.
|
2018-01-01 16:04:13 -05:00 |
|
Thomas Harte
|
ff24e1de31
|
Corrects 6522 bridge per has-a-not-is-a template switch.
|
2017-09-04 21:56:21 -04:00 |
|
Thomas Harte
|
ee71be0e7e
|
Added the option not to include ready line support in the 6502 core, and took advantage of it in the Electron, Oric and Vic-20 implementations. Also tagged those as forceinline and/or override final where applicable.
|
2017-08-21 21:56:42 -04:00 |
|
Thomas Harte
|
761afad118
|
Corrected timestamp return, and its testing by the 6502 timing tests.
|
2017-07-27 21:19:16 -04:00 |
|
Thomas Harte
|
37950143fc
|
Attempted to nudge wait timing onto half-cycle boundaries, which expands the number of partial machine cycles the Z80 can post but pleasingly also regularises them. Switched the AllRAMProcessor to reporting half cycles by default and corrected all Z80 tests.
|
2017-07-27 20:17:13 -04:00 |
|
Thomas Harte
|
6ec4e4e3d7
|
Merge branch 'master' into Memptr
|
2017-07-25 23:01:34 -04:00 |
|
Thomas Harte
|
3ca51bedc6
|
Discovered legitimate uses of the jam opcode so reinstated it. Corrected illegitimate uses.
|
2017-07-25 22:48:44 -04:00 |
|
Thomas Harte
|
36076b7ea5
|
Eliminated final vestige of professed jam handling. This should make it clear which tests still think they can capture jams.
|
2017-07-25 22:38:26 -04:00 |
|
Thomas Harte
|
df4732be2e
|
Corrected test.
|
2017-07-24 22:33:49 -04:00 |
|
Thomas Harte
|
9435c1e12a
|
The 1540 is now a ClockReceiver.
|
2017-07-24 22:32:41 -04:00 |
|
Thomas Harte
|
2912d7055b
|
The 6532 is now a ClockReceiver.
|
2017-07-24 21:57:24 -04:00 |
|
Thomas Harte
|
b3ae920746
|
Converted the DPLL and disk controller classes to be ClockReceivers.
|
2017-07-24 21:04:47 -04:00 |
|
Thomas Harte
|
e6578defcd
|
It turns out that quite a few tests still rely on CSTestMachine6502JamOpcode. Though since it no longer works, that'll need to be fixed. In the meantime, fixed the test build process at least, as it's not really what this branch is meant to be invested in.
|
2017-07-23 22:22:50 -04:00 |
|
Thomas Harte
|
ace8e30818
|
Bubbled the Z80's move into clock receiver territory up into the Z80 test machine.
|
2017-07-23 22:21:39 -04:00 |
|
Thomas Harte
|
b0c2325adc
|
Corrected run call, and accepted that jam handling is gone forever.
|
2017-07-22 22:21:26 -04:00 |
|
Thomas Harte
|
660f0e4c40
|
Added Objective-C through wiring and a Swift test class for Memptr modifications. So far with a single test, that fails.
|
2017-07-21 22:52:25 -04:00 |
|
Thomas Harte
|
7b5f93510b
|
Fixed the DigitalPhaseLockedLoopBridge bridge, once again fixing tests.
|
2017-07-16 20:55:57 -04:00 |
|
Thomas Harte
|
8ddd686049
|
Removed redundant variable.
|
2017-07-16 19:04:03 -04:00 |
|
Thomas Harte
|
2fb0aea990
|
Updated the C1540 test vessel to the new world.
|
2017-07-16 17:00:39 -04:00 |
|
Thomas Harte
|
95a6b0f85c
|
Introduced an NMI/wait interrupt timing test, and adjusted the Z80 to conform to information posted by Wilf Rigter.
|
2017-06-22 21:09:26 -04:00 |
|
Thomas Harte
|
0e0ce379b4
|
Renamed MachineCycle to PartialMachineCycle given that it mostly no longer intends to describe an entire machine cycle.
|
2017-06-21 20:38:08 -04:00 |
|
Thomas Harte
|
36e8a11505
|
Sought to simplify the way partial machine cycles are communicated, for ease of machine implementation. Also implemented the wait line.
|
2017-06-21 20:32:08 -04:00 |
|
Thomas Harte
|
d668879ba6
|
Started trying to wade back to passing tests. Working on the new timing tests first, and focussing on getting the Objective-C test machine to compile bus operations into machine cycles, which means indicating phase to all-RAM delegates.
|
2017-06-18 22:03:13 -04:00 |
|
Thomas Harte
|
e1a2580b2a
|
Renamed BusOperation to MachineCycle::Operation.
|
2017-06-17 21:53:45 -04:00 |
|
Thomas Harte
|
b6f51474ff
|
Ensured that -description can handle the newly-captured bus actions.
|
2017-06-17 18:20:30 -04:00 |
|
Thomas Harte
|
cf795562bf
|
Continued filling in tests, fleshing out what the test machine captures as a result.
|
2017-06-15 20:59:59 -04:00 |
|
Thomas Harte
|
aed2827e7b
|
Implemented a rudimentary way to test that instructions take as long as the FUSE tests think they should. Hence discovered that the (HL)-accessing BIT, RES and SET weren't. Corrected.
|
2017-06-12 22:22:00 -04:00 |
|
Thomas Harte
|
fd6623b5a5
|
Attempted to bring a common hierarchy to the Z80 and 6502 test machines, particularly with a view to eliminating the special-case Jam stuff on the 6502.
|
2017-06-03 21:22:16 -04:00 |
|
Thomas Harte
|
3e9212aaff
|
Plumbed through to allow interrupt tests, wrote an NMI test, corrected the error revealed.
|
2017-06-03 17:41:45 -04:00 |
|
Thomas Harte
|
d14902700a
|
Minor syntax and wiring fixes.
|
2017-06-01 22:33:05 -04:00 |
|