1
0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-13 22:32:03 +00:00
CLK/OSBindings/Mac/Clock SignalTests
Thomas Harte 818a4dff25 Corrects ADD HL, dd test.
Or, at least, likely corrects. The bus cycle breakdown in the Z80 data sheet implies these accesses should come after completion of the refresh cycle, not during its long tail, so I think +1 is correct.
2021-04-08 22:23:15 -04:00
..
2016-11-01 22:40:48 -04:00
2021-04-05 21:33:04 -04:00
2020-09-19 21:20:37 -04:00
2021-01-21 18:58:11 -05:00
2020-09-27 15:10:29 -04:00