6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-21 06:31:06 +00:00
Code Issues Projects Releases Wiki Activity
Page: CLK's 6502
Pages
Amiga Graphics: Fragments of Facts Amstrad CPC Timing Apple GCR disk encoding Apple II Analogue Inputs Apple IIe Memory Paging Apple IIgs Memory Map CLK's 6502 Composite Video File Format: Enterprise EPTE File Format: Enterprise ep128emu TAP Home Internal Encoding of x86 Encodings Investigation: The Apple IIgs Memory Manager NICK: Old VDC ELITE description Porting Guide Roadmap for Flexibly Timed Platforms SCSI The Enterprise The Mockingboard The VIC 6560 The ZX80 and ZX81
0 CLK's 6502
Thomas Harte edited this page 2017-06-14 16:43:06 -04:00

CLK's 6502 is provided as a template. It reproduces the behaviour of a real 6502: a particular concrete implementation must provide the bus on which the machine sits — subclasses must implement int perform_bus_operation(CPU::MOS6502::BusOperation operation, uint16_t address, uint8_t *value).

The class is organised so that concrete machines can be implemented with either an is-a or a has-a relationship with the 6502.