 Adrian Conlon
|
a168b2ea45
|
Correct LR35902 return opcode visibility
|
2026-09-12 12:03:16 +01:00 |
|
|
Adrian Conlon
|
33d15e5e07
|
Unimplemented == fail
|
2026-06-11 22:34:02 +01:00 |
|
|
Adrian Conlon
|
2d145ec023
|
No need for bus read/write events with cycle accurate cpu read/write events
|
2026-05-29 10:17:40 +01:00 |
|
|
Adrian Conlon
|
c191639a24
|
Simplify some exception throwing logic
|
2026-05-26 21:00:47 +01:00 |
|
|
Adrian Conlon
|
37fc258d47
|
Some simplifications
|
2026-05-21 11:57:52 +01:00 |
|
|
Adrian Conlon
|
291266e4fc
|
Assert that which needs to be checked, but not thrown
|
2026-05-21 10:00:57 +01:00 |
|
|
Adrian Conlon
|
5c2095b872
|
Gameboy single step tests converted to unit tests
|
2026-05-19 20:23:38 +01:00 |
|
|
Adrian Conlon
|
dfd4d1928f
|
Make "Pop" more like "Read". i.e. don't return a result, just use the value placed on the "bus"
|
2026-05-18 18:24:32 +01:00 |
|
|
Adrian Conlon
|
741feb4342
|
Performance change: avoid dropping Bus.Data return values
|
2026-05-18 17:28:41 +01:00 |
|
|
Adrian Conlon
|
072a8dd984
|
Blargg tests run again. Corrected speed issue of MemoryMappings being created too often and bus data being trashed by a write to ROM.
|
2026-05-17 09:50:12 +01:00 |
|
|
Adrian Conlon
|
9a011b3c57
|
Start implementing HD6309. Introduction of 32-bit operations has forced me to rename some of "Word" methods to better indicate size
|
2026-05-16 21:10:23 +01:00 |
|
|
Adrian Conlon
|
ac200d7f76
|
Simplify ignored return value handling
|
2026-05-12 22:21:13 +01:00 |
|
|
Adrian Conlon
|
69a0865ee9
|
Start work towards WDC 65C02 implementation
|
2026-05-02 17:02:36 +01:00 |
|
|
Adrian Conlon
|
de12029c13
|
Speedup Z80 by encouraging runtime inlining of code
|
2026-04-20 18:56:05 +01:00 |
|
|
Adrian Conlon
|
699791f7a4
|
Simplify intermediate 16-bit register usage
|
2026-04-16 13:47:24 +01:00 |
|
|
Adrian Conlon
|
53e33b9eef
|
Some simplifications
|
2026-04-07 12:02:31 +01:00 |
|
|
Adrian Conlon
|
98448b0524
|
Small consistency changes for LR35902 core
|
2026-03-21 12:44:19 +00:00 |
|
|
Adrian Conlon
|
a8ef9aa7db
|
simplification and unification of build stuff
|
2026-02-16 11:15:58 +00:00 |
|
|
Adrian Conlon
|
e1bf58afbc
|
More sharing of concepts between all Intel style processors
|
2026-01-03 23:17:30 +00:00 |
|
|
Adrian Conlon
|
1dfd9621a1
|
Share some more common code between Intel style procesors
|
2025-10-15 19:46:10 +01:00 |
|
|
Adrian Conlon
|
ceacac4741
|
Fix up some oddities in the EightBit library
|
2025-10-06 13:44:31 +01:00 |
|
|
Adrian Conlon
|
1779d1dc40
|
Intel processors all seem to act slightly differently with regards to HALT
|
2025-08-17 12:03:51 +01:00 |
|
|
Adrian Conlon
|
c67e376d4f
|
Add support for checking deferred EI correctness
|
2025-08-14 14:57:51 +01:00 |
|
|
Adrian Conlon
|
4da07a8fa2
|
Correct interrupt flag checks in Gameboy checker
|
2025-08-14 11:18:02 +01:00 |
|
|
Adrian Conlon
|
7951abde00
|
Add support for "Gameboy Doctor" log checker.
|
2025-08-13 14:01:14 +01:00 |
|
|
Adrian Conlon
|
25ca534186
|
The EI instructions is actually a deferred instruction
|
2025-08-10 21:47:15 +01:00 |
|
|
Adrian Conlon
|
558da38f12
|
Note commonality between Intel-style processors
|
2025-08-10 12:43:34 +01:00 |
|
|
Adrian Conlon
|
14e4132d34
|
Small consistency change
|
2025-08-06 16:54:14 +01:00 |
|
|
Adrian Conlon
|
9d208de9bb
|
Explicitly state order of operations in code, rather than relying upon RAII etc. (for speed. Much faster)
|
2025-08-04 15:47:26 +01:00 |
|
|
Adrian Conlon
|
6143a9d285
|
Hack to allow single step tests to completely work: disable IO area triggers.
|
2025-08-01 22:59:00 +01:00 |
|
|
Adrian Conlon
|
60ef099208
|
Tidy some inconsistencies in various emulation
|
2025-08-01 15:01:20 +01:00 |
|
|
Adrian Conlon
|
2f338c6c46
|
Tidy register increment/decrement a little.
|
2025-07-25 16:32:30 +01:00 |
|
 Adrian Conlon
|
36e983526e
|
Add increment/decrement operations to the Register16 class
|
2025-05-11 19:24:40 +01:00 |
|
|
Adrian Conlon
|
e1696721f6
|
Simplifications and refactorings in th intel processors
|
2025-05-05 21:06:39 +01:00 |
|
|
Adrian Conlon
|
93e09c192f
|
Share instruction fetch and halt implementations
|
2025-05-04 11:41:28 +01:00 |
|
|
Adrian Conlon
|
2336222c97
|
Push more core processor handling into base classes.
|
2025-05-04 10:53:23 +01:00 |
|
|
Adrian Conlon
|
47374e591d
|
With my correct implementation of HALT, I need the fetch to take place during a halted state
|
2025-05-04 08:56:22 +01:00 |
|
|
Adrian Conlon
|
cbe871d365
|
Isolate program counter increment/decrement (to be used for HALT processing)
|
2025-05-03 23:25:06 +01:00 |
|
|
Adrian Conlon
|
080f203a55
|
Unify Intel style JR CC code and fix SM83 timing issues.
|
2025-05-03 12:09:34 +01:00 |
|
|
Adrian Conlon
|
0679b95b77
|
Correct LR35902 HALT test. Whatever problems this has, won't be solved by a hack
|
2025-05-03 11:58:57 +01:00 |
|
|
Adrian Conlon
|
e1aa220409
|
Further Z80 timing fixes: 290 failures
|
2025-05-03 00:09:19 +01:00 |
|
|
Adrian Conlon
|
dd1d141f15
|
Simplify conditional flag handling in intel processors
|
2025-04-29 12:27:39 +01:00 |
|
|
Adrian Conlon
|
973590690c
|
Fix a bunch of analysis issues
|
2025-04-01 09:32:29 +01:00 |
|
|
Adrian Conlon
|
b461eb97d6
|
Prefer to use events directly, rather than through "On" methods
|
2025-03-29 11:31:47 +00:00 |
|
|
Adrian Conlon
|
87abbaa75e
|
Tidy IO page access
|
2025-03-28 14:50:53 +00:00 |
|
|
Adrian Conlon
|
fa48a64cac
|
Take advantage of some simplifications
|
2025-03-28 09:17:09 +00:00 |
|
|
Adrian Conlon
|
3a9e89f009
|
Tidy a couple of IO effects in the LR35902 core
|
2025-03-28 09:03:32 +00:00 |
|
|
Adrian Conlon
|
4d0059ad94
|
Only 7 failing instructions now
|
2025-03-27 14:34:54 +00:00 |
|
|
Adrian Conlon
|
4db203de48
|
All interrupt handling state tests to work
|
2025-03-27 11:13:41 +00:00 |
|
|
Adrian Conlon
|
3ca3d60caf
|
Correct some timing issues in GB core
|
2025-03-27 10:19:18 +00:00 |
|