1
0
mirror of https://github.com/cc65/cc65.git synced 2025-01-11 11:30:13 +00:00
Oliver Schmidt 5493c9e7c2
Don't empty the Receive Data Register on filling the Transmit Data Register
The Receive Data Register and the Transmit Data Register share share a single address. Accessing that address with STA abs,X in order to fill the Transmit Data Register causes a 6502 false read which causes the Receive Data Register to be emptied.

The simplest way to work around that issue - which I chose here - is to move the base address for all ACIA accesses from page $C0 to page $BF. However, that adds an additional cycle to all read accesses. An alternative approach would be to only modify the single line `sta ACIA_DATA,x`.
2022-09-08 17:11:30 +02:00
..
2020-06-15 19:31:18 +02:00
2022-04-17 16:06:22 +02:00
2016-03-25 21:57:06 +01:00
2018-09-08 18:45:20 +02:00
2018-08-20 00:30:17 +02:00
2018-08-20 00:30:17 +02:00
2016-03-17 21:07:19 +01:00
2018-08-20 00:30:17 +02:00
2018-09-08 23:14:54 +02:00
2022-04-17 16:06:22 +02:00
2018-09-02 23:07:26 +02:00
2018-09-08 23:14:54 +02:00
2022-04-17 16:06:22 +02:00
2016-03-16 16:28:32 +01:00
2022-04-17 16:06:22 +02:00
2018-09-08 23:29:59 +02:00
2022-04-17 16:06:22 +02:00
2016-06-13 20:40:01 +02:00
2020-12-19 19:54:12 +01:00
2022-04-17 16:06:22 +02:00