2007-06-06 07:42:06 +00:00
|
|
|
//===- MipsSubtarget.cpp - Mips Subtarget Information -----------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2007-06-06 07:42:06 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the Mips specific subclass of TargetSubtarget.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "MipsSubtarget.h"
|
|
|
|
#include "Mips.h"
|
|
|
|
#include "MipsGenSubtarget.inc"
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
#include "llvm/Module.h"
|
2008-07-14 14:42:54 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2007-06-06 07:42:06 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2008-07-14 14:42:54 +00:00
|
|
|
cl::opt<bool> NotABICall("disable-mips-abicall", cl::Hidden,
|
|
|
|
cl::desc("Disable code for SVR4-style dynamic objects"));
|
|
|
|
cl::opt<bool> AbsoluteCall("enable-mips-absolute-call", cl::Hidden,
|
|
|
|
cl::desc("Enable absolute call within abicall"));
|
2008-07-21 18:52:34 +00:00
|
|
|
cl::opt<unsigned> SSThreshold("mips-ssection-threshold", cl::Hidden,
|
|
|
|
cl::desc("Small data and bss section threshold size (default=8)"),
|
|
|
|
cl::init(8));
|
2008-07-14 14:42:54 +00:00
|
|
|
|
2007-06-06 07:42:06 +00:00
|
|
|
MipsSubtarget::MipsSubtarget(const TargetMachine &TM, const Module &M,
|
2008-06-04 01:45:25 +00:00
|
|
|
const std::string &FS, bool little) :
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
MipsArchVersion(Mips1), MipsABI(O32), IsLittle(little), IsSingleFloat(false),
|
2008-07-30 17:01:06 +00:00
|
|
|
IsFP64bit(false), IsGP64bit(false), HasVFPU(false), HasABICall(true),
|
|
|
|
HasAbsoluteCall(false), IsLinux(true), HasSEInReg(false), HasCondMov(false),
|
|
|
|
HasMulDivAdd(false), HasMinMax(false), HasSwap(false), HasBitCount(false)
|
2007-06-06 07:42:06 +00:00
|
|
|
{
|
2007-11-06 03:15:20 +00:00
|
|
|
std::string CPU = "mips1";
|
2007-06-06 07:42:06 +00:00
|
|
|
|
|
|
|
// Parse features string.
|
|
|
|
ParseSubtargetFeatures(FS, CPU);
|
2008-07-14 14:42:54 +00:00
|
|
|
const std::string& TT = M.getTargetTriple();
|
|
|
|
|
2008-07-21 18:52:34 +00:00
|
|
|
// Small section size threshold
|
|
|
|
SSectionThreshold = SSThreshold;
|
|
|
|
|
2008-07-14 14:42:54 +00:00
|
|
|
// Is the target system Linux ?
|
|
|
|
if (TT.find("linux") == std::string::npos)
|
|
|
|
IsLinux = false;
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
|
|
|
|
// When only the target triple is specified and is
|
|
|
|
// a allegrex target, set the features. We also match
|
|
|
|
// big and little endian allegrex cores (dont really
|
|
|
|
// know if a big one exists)
|
|
|
|
if (TT.find("mipsallegrex") != std::string::npos) {
|
|
|
|
MipsABI = EABI;
|
|
|
|
IsSingleFloat = true;
|
|
|
|
MipsArchVersion = Mips2;
|
2008-07-09 05:32:22 +00:00
|
|
|
HasVFPU = true; // Enables Allegrex Vector FPU (not supported yet)
|
|
|
|
HasSEInReg = true;
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53146 91177308-0d34-0410-b5e6-96231b3b80d8
2008-07-05 19:05:21 +00:00
|
|
|
}
|
2008-07-14 14:42:54 +00:00
|
|
|
|
|
|
|
// Abicall is the default for O32 ABI and is ignored
|
|
|
|
// for EABI.
|
|
|
|
if (NotABICall || isABI_EABI())
|
|
|
|
HasABICall = false;
|
|
|
|
|
|
|
|
// TODO: disable when handling 64 bit symbols in the future.
|
|
|
|
if (HasABICall && AbsoluteCall)
|
|
|
|
HasAbsoluteCall = true;
|
2007-06-06 07:42:06 +00:00
|
|
|
}
|