2010-03-10 13:20:07 +00:00
|
|
|
; RUN: llc < %s -march=xcore | FileCheck %s
|
2011-03-31 18:42:43 +00:00
|
|
|
; RUN: llc < %s -march=xcore -regalloc=basic | FileCheck %s
|
2010-03-10 13:20:07 +00:00
|
|
|
define i64 @umul_lohi(i32 %a, i32 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = zext i32 %a to i64
|
|
|
|
|
%1 = zext i32 %b to i64
|
|
|
|
|
%2 = mul i64 %1, %0
|
|
|
|
|
ret i64 %2
|
|
|
|
|
}
|
|
|
|
|
; CHECK: umul_lohi:
|
2011-03-31 18:42:43 +00:00
|
|
|
; CHECK: ldc [[REG:r[0-9]+]], 0
|
2011-05-04 01:01:41 +00:00
|
|
|
; CHECK-NEXT: lmul {{.*}}, [[REG]], [[REG]]
|
2010-03-10 13:20:07 +00:00
|
|
|
; CHECK-NEXT: retsp 0
|
|
|
|
|
|
|
|
|
|
define i64 @smul_lohi(i32 %a, i32 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = sext i32 %a to i64
|
|
|
|
|
%1 = sext i32 %b to i64
|
|
|
|
|
%2 = mul i64 %1, %0
|
|
|
|
|
ret i64 %2
|
|
|
|
|
}
|
|
|
|
|
; CHECK: smul_lohi:
|
2011-03-31 18:42:43 +00:00
|
|
|
; CHECK: ldc
|
|
|
|
|
; CHECK-NEXT: mov
|
|
|
|
|
; CHECK-NEXT: maccs
|
2011-05-04 01:01:41 +00:00
|
|
|
; CHECK: retsp 0
|
2010-03-10 16:19:31 +00:00
|
|
|
|
|
|
|
|
define i64 @mul64(i64 %a, i64 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = mul i64 %a, %b
|
|
|
|
|
ret i64 %0
|
|
|
|
|
}
|
|
|
|
|
; CHECK: mul64:
|
2011-03-31 18:42:43 +00:00
|
|
|
; CHECK: ldc
|
|
|
|
|
; CHECK-NEXT: lmul
|
|
|
|
|
; CHECK-NEXT: mul
|
|
|
|
|
; CHECK-NEXT: lmul
|
2010-03-11 16:26:35 +00:00
|
|
|
|
|
|
|
|
define i64 @mul64_2(i64 %a, i32 %b) {
|
|
|
|
|
entry:
|
|
|
|
|
%0 = zext i32 %b to i64
|
|
|
|
|
%1 = mul i64 %a, %0
|
|
|
|
|
ret i64 %1
|
|
|
|
|
}
|
|
|
|
|
; CHECK: mul64_2:
|
2011-03-31 18:42:43 +00:00
|
|
|
; CHECK: ldc
|
|
|
|
|
; CHECK-NEXT: lmul
|
|
|
|
|
; CHECK-NEXT: mul
|
|
|
|
|
; CHECK-NEXT: add r1,
|
2011-05-04 01:01:41 +00:00
|
|
|
; CHECK: retsp 0
|
