2012-02-18 12:03:15 +00:00
|
|
|
//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//
|
2009-07-08 17:28:55 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the base ARM implementation of TargetRegisterInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2014-08-13 16:26:38 +00:00
|
|
|
#ifndef LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H
|
|
|
|
#define LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H
|
2009-07-08 17:28:55 +00:00
|
|
|
|
2014-03-22 23:51:00 +00:00
|
|
|
#include "MCTargetDesc/ARMBaseInfo.h"
|
2009-07-08 17:28:55 +00:00
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
2011-06-27 18:32:37 +00:00
|
|
|
|
|
|
|
#define GET_REGINFO_HEADER
|
|
|
|
#include "ARMGenRegisterInfo.inc"
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
class ARMSubtarget;
|
2009-07-08 18:31:39 +00:00
|
|
|
class ARMBaseInstrInfo;
|
2009-07-08 17:28:55 +00:00
|
|
|
class Type;
|
|
|
|
|
|
|
|
/// Register allocation hints.
|
|
|
|
namespace ARMRI {
|
|
|
|
enum {
|
|
|
|
RegPairOdd = 1,
|
|
|
|
RegPairEven = 2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2010-11-18 19:40:05 +00:00
|
|
|
/// isARMArea1Register - Returns true if the register is a low register (r0-r7)
|
|
|
|
/// or a stack/pc register that we should push/pop.
|
2012-01-04 01:55:04 +00:00
|
|
|
static inline bool isARMArea1Register(unsigned Reg, bool isIOS) {
|
2010-11-18 19:40:05 +00:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case R0: case R1: case R2: case R3:
|
|
|
|
case R4: case R5: case R6: case R7:
|
|
|
|
case LR: case SP: case PC:
|
|
|
|
return true;
|
2014-02-10 14:24:23 +00:00
|
|
|
case R8: case R9: case R10: case R11: case R12:
|
2012-01-04 01:55:04 +00:00
|
|
|
// For iOS we want r7 and lr to be next to each other.
|
|
|
|
return !isIOS;
|
2010-11-18 19:40:05 +00:00
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-01-04 01:55:04 +00:00
|
|
|
static inline bool isARMArea2Register(unsigned Reg, bool isIOS) {
|
2010-11-18 19:40:05 +00:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
2014-02-10 14:24:23 +00:00
|
|
|
case R8: case R9: case R10: case R11: case R12:
|
2012-01-04 01:55:04 +00:00
|
|
|
// iOS has this second area.
|
|
|
|
return isIOS;
|
2010-11-18 19:40:05 +00:00
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-01-04 01:55:04 +00:00
|
|
|
static inline bool isARMArea3Register(unsigned Reg, bool isIOS) {
|
2010-11-18 19:40:05 +00:00
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case D15: case D14: case D13: case D12:
|
|
|
|
case D11: case D10: case D9: case D8:
|
|
|
|
return true;
|
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-12-01 14:16:24 +00:00
|
|
|
static inline bool isCalleeSavedRegister(unsigned Reg,
|
|
|
|
const MCPhysReg *CSRegs) {
|
|
|
|
for (unsigned i = 0; CSRegs[i]; ++i)
|
|
|
|
if (Reg == CSRegs[i])
|
|
|
|
return true;
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-07-20 21:17:29 +00:00
|
|
|
class ARMBaseRegisterInfo : public ARMGenRegisterInfo {
|
2009-07-08 17:28:55 +00:00
|
|
|
protected:
|
|
|
|
const ARMSubtarget &STI;
|
|
|
|
|
|
|
|
/// FramePtr - ARM physical register used as frame ptr.
|
|
|
|
unsigned FramePtr;
|
|
|
|
|
2010-09-03 18:37:12 +00:00
|
|
|
/// BasePtr - ARM physical register used as a base ptr in complex stack
|
|
|
|
/// frames. I.e., when we need a 3rd base, not just SP and FP, due to
|
|
|
|
/// variable size stack objects.
|
|
|
|
unsigned BasePtr;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
// Can be only subclassed.
|
2013-06-07 05:54:19 +00:00
|
|
|
explicit ARMBaseRegisterInfo(const ARMSubtarget &STI);
|
2009-07-08 18:31:39 +00:00
|
|
|
|
2009-07-08 20:28:28 +00:00
|
|
|
// Return the opcode that implements 'Op', or 0 if no opcode
|
|
|
|
unsigned getOpcode(int Op) const;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
public:
|
2009-07-08 17:28:55 +00:00
|
|
|
/// Code Generation virtual methods...
|
2014-04-04 05:16:06 +00:00
|
|
|
const MCPhysReg *
|
2014-04-28 04:05:08 +00:00
|
|
|
getCalleeSavedRegs(const MachineFunction *MF = nullptr) const override;
|
2014-03-10 02:09:33 +00:00
|
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID) const override;
|
2012-11-06 23:05:24 +00:00
|
|
|
const uint32_t *getNoPreservedMask() const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
2013-06-26 22:27:50 +00:00
|
|
|
/// getThisReturnPreservedMask - Returns a call preserved mask specific to the
|
|
|
|
/// case that 'returned' is on an i32 first argument if the calling convention
|
|
|
|
/// is one that can (partially) model this attribute with a preserved mask
|
|
|
|
/// (i.e. it is a calling convention that uses the same register for the first
|
|
|
|
/// i32 argument and an i32 return value)
|
|
|
|
///
|
|
|
|
/// Should return NULL in the case that the calling convention does not have
|
|
|
|
/// this property
|
2013-06-26 21:42:14 +00:00
|
|
|
const uint32_t *getThisReturnPreservedMask(CallingConv::ID) const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
const TargetRegisterClass *
|
|
|
|
getPointerRegClass(const MachineFunction &MF,
|
|
|
|
unsigned Kind = 0) const override;
|
|
|
|
const TargetRegisterClass *
|
|
|
|
getCrossCopyRegClass(const TargetRegisterClass *RC) const override;
|
|
|
|
|
|
|
|
const TargetRegisterClass *
|
|
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC) const override;
|
2011-04-26 18:52:33 +00:00
|
|
|
|
2011-03-07 21:56:36 +00:00
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
2014-03-10 02:09:33 +00:00
|
|
|
MachineFunction &MF) const override;
|
2011-03-07 21:56:36 +00:00
|
|
|
|
2012-12-03 22:35:35 +00:00
|
|
|
void getRegAllocationHints(unsigned VirtReg,
|
|
|
|
ArrayRef<MCPhysReg> Order,
|
|
|
|
SmallVectorImpl<MCPhysReg> &Hints,
|
|
|
|
const MachineFunction &MF,
|
2014-03-10 02:09:33 +00:00
|
|
|
const VirtRegMap *VRM) const override;
|
2012-12-03 22:35:35 +00:00
|
|
|
|
2009-07-08 17:28:55 +00:00
|
|
|
void UpdateRegAllocHint(unsigned Reg, unsigned NewReg,
|
2014-03-10 02:09:33 +00:00
|
|
|
MachineFunction &MF) const override;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
bool avoidWriteAfterWrite(const TargetRegisterClass *RC) const override;
|
2011-04-19 18:11:45 +00:00
|
|
|
|
2010-09-03 18:37:12 +00:00
|
|
|
bool hasBasePointer(const MachineFunction &MF) const;
|
2009-08-14 20:48:13 +00:00
|
|
|
|
2010-01-19 18:31:11 +00:00
|
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
2014-03-10 02:09:33 +00:00
|
|
|
bool needsStackRealignment(const MachineFunction &MF) const override;
|
|
|
|
int64_t getFrameIndexInstrOffset(const MachineInstr *MI,
|
|
|
|
int Idx) const override;
|
|
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override;
|
2010-12-17 23:09:14 +00:00
|
|
|
void materializeFrameBaseRegister(MachineBasicBlock *MBB,
|
2010-08-19 23:52:25 +00:00
|
|
|
unsigned BaseReg, int FrameIdx,
|
2014-03-10 02:09:33 +00:00
|
|
|
int64_t Offset) const override;
|
2014-04-02 19:28:18 +00:00
|
|
|
void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
|
|
|
int64_t Offset) const override;
|
2014-03-10 02:09:33 +00:00
|
|
|
bool isFrameOffsetLegal(const MachineInstr *MI,
|
|
|
|
int64_t Offset) const override;
|
2009-10-27 22:45:39 +00:00
|
|
|
|
2009-08-15 02:05:35 +00:00
|
|
|
bool cannotEliminateFrame(const MachineFunction &MF) const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
// Debug information queries.
|
2014-03-10 02:09:33 +00:00
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
2010-11-15 01:45:44 +00:00
|
|
|
unsigned getBaseRegister() const { return BasePtr; }
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
bool isLowRegister(unsigned Reg) const;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
|
|
|
|
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
|
|
|
/// specified immediate.
|
|
|
|
virtual void emitLoadConstPool(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator &MBBI,
|
2014-03-10 02:09:33 +00:00
|
|
|
DebugLoc dl, unsigned DestReg, unsigned SubIdx,
|
|
|
|
int Val, ARMCC::CondCodes Pred = ARMCC::AL,
|
2011-03-05 18:43:50 +00:00
|
|
|
unsigned PredReg = 0,
|
|
|
|
unsigned MIFlags = MachineInstr::NoFlags)const;
|
2009-07-08 18:31:39 +00:00
|
|
|
|
|
|
|
/// Code Generation virtual methods...
|
2014-03-10 02:09:33 +00:00
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const override;
|
2009-07-08 18:31:39 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const override;
|
2012-04-23 21:39:35 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const override;
|
2010-08-24 19:05:43 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
bool requiresVirtualBaseRegisters(const MachineFunction &MF) const override;
|
2009-10-20 01:26:58 +00:00
|
|
|
|
2014-03-10 02:09:33 +00:00
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
|
|
int SPAdj, unsigned FIOperandNum,
|
2014-04-28 04:05:08 +00:00
|
|
|
RegScavenger *RS = nullptr) const override;
|
2014-07-16 20:13:31 +00:00
|
|
|
|
|
|
|
/// \brief SrcRC and DstRC will be morphed into NewRC if this returns true
|
|
|
|
bool shouldCoalesce(MachineInstr *MI,
|
|
|
|
const TargetRegisterClass *SrcRC,
|
|
|
|
unsigned SubReg,
|
|
|
|
const TargetRegisterClass *DstRC,
|
|
|
|
unsigned DstSubReg,
|
|
|
|
const TargetRegisterClass *NewRC) const override;
|
2009-07-08 17:28:55 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|