2004-06-21 16:55:25 +00:00
|
|
|
//===-- PowerPCTargetMachine.cpp - Define TargetMachine for PowerPC -------===//
|
2005-04-21 23:30:14 +00:00
|
|
|
//
|
2004-06-21 16:55:25 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
2005-04-21 23:30:14 +00:00
|
|
|
//
|
2004-06-21 16:55:25 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2005-04-21 23:30:14 +00:00
|
|
|
//
|
2005-08-15 23:47:04 +00:00
|
|
|
// Top-level implementation for the PowerPC target.
|
2004-06-21 16:55:25 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2005-10-14 23:51:18 +00:00
|
|
|
#include "PPC.h"
|
|
|
|
#include "PPCFrameInfo.h"
|
2004-08-11 07:40:04 +00:00
|
|
|
#include "PPC32TargetMachine.h"
|
2005-10-14 23:53:41 +00:00
|
|
|
#include "PPCJITInfo.h"
|
2004-06-21 16:55:25 +00:00
|
|
|
#include "llvm/Module.h"
|
|
|
|
#include "llvm/PassManager.h"
|
2005-08-04 20:49:48 +00:00
|
|
|
#include "llvm/Analysis/Verifier.h"
|
2004-06-21 18:30:31 +00:00
|
|
|
#include "llvm/CodeGen/IntrinsicLowering.h"
|
2004-06-21 16:55:25 +00:00
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2004-07-11 04:17:58 +00:00
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2004-07-11 02:48:49 +00:00
|
|
|
#include "llvm/Target/TargetMachineRegistry.h"
|
2004-06-21 16:55:25 +00:00
|
|
|
#include "llvm/Transforms/Scalar.h"
|
2004-09-01 22:55:40 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2004-07-11 02:48:49 +00:00
|
|
|
#include <iostream>
|
2004-06-21 16:55:25 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
namespace {
|
2005-08-17 19:33:30 +00:00
|
|
|
const char *PPC32ID = "PowerPC/32bit";
|
2005-04-21 23:30:14 +00:00
|
|
|
|
2005-09-02 19:53:54 +00:00
|
|
|
static cl::opt<bool> DisablePPCDAGDAG("disable-ppc-dag-isel", cl::Hidden,
|
|
|
|
cl::desc("Disable DAG-to-DAG isel for PPC"));
|
2005-08-17 19:33:30 +00:00
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
// Register the targets
|
2005-04-21 23:30:14 +00:00
|
|
|
RegisterTarget<PPC32TargetMachine>
|
2004-10-10 16:26:13 +00:00
|
|
|
X("ppc32", " PowerPC 32-bit");
|
2004-08-11 07:40:04 +00:00
|
|
|
}
|
|
|
|
|
2004-08-11 00:11:25 +00:00
|
|
|
PowerPCTargetMachine::PowerPCTargetMachine(const std::string &name,
|
|
|
|
IntrinsicLowering *IL,
|
2005-08-04 07:12:09 +00:00
|
|
|
const Module &M,
|
2005-09-01 21:38:21 +00:00
|
|
|
const std::string &FS,
|
2004-08-11 00:11:25 +00:00
|
|
|
const TargetData &TD,
|
2004-11-23 05:56:40 +00:00
|
|
|
const PowerPCFrameInfo &TFI)
|
2005-09-01 21:38:21 +00:00
|
|
|
: TargetMachine(name, IL, TD), FrameInfo(TFI), Subtarget(M, FS) {
|
2005-08-04 20:49:48 +00:00
|
|
|
if (TargetDefault == PPCTarget) {
|
2005-08-05 22:05:03 +00:00
|
|
|
if (Subtarget.isAIX()) PPCTarget = TargetAIX;
|
|
|
|
if (Subtarget.isDarwin()) PPCTarget = TargetDarwin;
|
2005-08-04 20:49:48 +00:00
|
|
|
}
|
|
|
|
}
|
2004-07-11 02:48:49 +00:00
|
|
|
|
2004-11-23 05:56:40 +00:00
|
|
|
unsigned PPC32TargetMachine::getJITMatchQuality() {
|
2004-07-12 23:36:12 +00:00
|
|
|
#if defined(__POWERPC__) || defined (__ppc__) || defined(_POWER)
|
|
|
|
return 10;
|
|
|
|
#else
|
|
|
|
return 0;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2005-06-25 02:48:37 +00:00
|
|
|
/// addPassesToEmitFile - Add passes to the specified pass manager to implement
|
|
|
|
/// a static compiler for this target.
|
2004-08-11 07:40:04 +00:00
|
|
|
///
|
2005-06-25 02:48:37 +00:00
|
|
|
bool PowerPCTargetMachine::addPassesToEmitFile(PassManager &PM,
|
|
|
|
std::ostream &Out,
|
|
|
|
CodeGenFileType FileType) {
|
|
|
|
if (FileType != TargetMachine::AssemblyFile) return true;
|
|
|
|
|
2005-08-15 23:47:04 +00:00
|
|
|
// Run loop strength reduction before anything else.
|
|
|
|
PM.add(createLoopStrengthReducePass());
|
2005-04-21 23:30:14 +00:00
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
// FIXME: Implement efficient support for garbage collection intrinsics.
|
|
|
|
PM.add(createLowerGCPass());
|
|
|
|
|
|
|
|
// FIXME: Implement the invoke/unwind instructions!
|
|
|
|
PM.add(createLowerInvokePass());
|
2005-09-27 00:14:41 +00:00
|
|
|
|
|
|
|
// Clean up after other passes, e.g. merging critical edges.
|
|
|
|
PM.add(createCFGSimplificationPass());
|
2004-08-11 07:40:04 +00:00
|
|
|
|
|
|
|
// FIXME: Implement the switch instruction in the instruction selector!
|
|
|
|
PM.add(createLowerSwitchPass());
|
|
|
|
|
|
|
|
// Make sure that no unreachable blocks are instruction selected.
|
|
|
|
PM.add(createUnreachableBlockEliminationPass());
|
|
|
|
|
2005-08-17 19:33:30 +00:00
|
|
|
// Install an instruction selector.
|
2005-09-02 19:53:54 +00:00
|
|
|
if (!DisablePPCDAGDAG)
|
2005-08-17 19:33:30 +00:00
|
|
|
PM.add(createPPC32ISelDag(*this));
|
2005-08-18 23:53:15 +00:00
|
|
|
else
|
2005-04-15 22:12:16 +00:00
|
|
|
PM.add(createPPC32ISelPattern(*this));
|
2004-08-11 07:40:04 +00:00
|
|
|
|
|
|
|
if (PrintMachineCode)
|
|
|
|
PM.add(createMachineFunctionPrinterPass(&std::cerr));
|
|
|
|
|
|
|
|
PM.add(createRegisterAllocator());
|
|
|
|
|
|
|
|
if (PrintMachineCode)
|
|
|
|
PM.add(createMachineFunctionPrinterPass(&std::cerr));
|
|
|
|
|
2004-08-14 22:16:36 +00:00
|
|
|
PM.add(createPrologEpilogCodeInserter());
|
2005-04-21 23:30:14 +00:00
|
|
|
|
2004-08-14 22:16:36 +00:00
|
|
|
// Must run branch selection immediately preceding the asm printer
|
2004-08-11 07:40:04 +00:00
|
|
|
PM.add(createPPCBranchSelectionPass());
|
2005-04-21 23:30:14 +00:00
|
|
|
|
2005-08-04 20:49:48 +00:00
|
|
|
// Decide which asm printer to use. If the user has not specified one on
|
|
|
|
// the command line, choose whichever one matches the default (current host).
|
|
|
|
switch (PPCTarget) {
|
|
|
|
case TargetAIX:
|
2004-09-04 05:00:00 +00:00
|
|
|
PM.add(createAIXAsmPrinter(Out, *this));
|
2005-08-04 20:49:48 +00:00
|
|
|
break;
|
2005-08-05 16:17:22 +00:00
|
|
|
case TargetDefault:
|
2005-08-04 20:49:48 +00:00
|
|
|
case TargetDarwin:
|
2004-09-04 05:00:00 +00:00
|
|
|
PM.add(createDarwinAsmPrinter(Out, *this));
|
2005-08-04 20:49:48 +00:00
|
|
|
break;
|
|
|
|
}
|
2005-04-21 23:30:14 +00:00
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
PM.add(createMachineCodeDeleter());
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2004-08-11 00:11:25 +00:00
|
|
|
void PowerPCJITInfo::addPassesToJITCompile(FunctionPassManager &PM) {
|
2005-07-21 20:44:43 +00:00
|
|
|
// The JIT does not support or need PIC.
|
|
|
|
PICEnabled = false;
|
2005-04-15 22:12:16 +00:00
|
|
|
|
2005-08-15 23:47:04 +00:00
|
|
|
// Run loop strength reduction before anything else.
|
|
|
|
PM.add(createLoopStrengthReducePass());
|
2005-03-02 06:19:22 +00:00
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
// FIXME: Implement efficient support for garbage collection intrinsics.
|
|
|
|
PM.add(createLowerGCPass());
|
|
|
|
|
|
|
|
// FIXME: Implement the invoke/unwind instructions!
|
|
|
|
PM.add(createLowerInvokePass());
|
|
|
|
|
2005-09-27 00:14:41 +00:00
|
|
|
// Clean up after other passes, e.g. merging critical edges.
|
|
|
|
PM.add(createCFGSimplificationPass());
|
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
// FIXME: Implement the switch instruction in the instruction selector!
|
|
|
|
PM.add(createLowerSwitchPass());
|
|
|
|
|
|
|
|
// Make sure that no unreachable blocks are instruction selected.
|
|
|
|
PM.add(createUnreachableBlockEliminationPass());
|
|
|
|
|
2005-08-18 23:53:15 +00:00
|
|
|
// Install an instruction selector.
|
2005-09-29 17:31:03 +00:00
|
|
|
if (!DisablePPCDAGDAG)
|
|
|
|
PM.add(createPPC32ISelDag(TM));
|
|
|
|
else
|
|
|
|
PM.add(createPPC32ISelPattern(TM));
|
2005-04-15 22:12:16 +00:00
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
PM.add(createRegisterAllocator());
|
|
|
|
PM.add(createPrologEpilogCodeInserter());
|
2004-11-23 05:56:40 +00:00
|
|
|
|
|
|
|
// Must run branch selection immediately preceding the asm printer
|
|
|
|
PM.add(createPPCBranchSelectionPass());
|
|
|
|
|
|
|
|
if (PrintMachineCode)
|
|
|
|
PM.add(createMachineFunctionPrinterPass(&std::cerr));
|
2004-07-12 23:36:12 +00:00
|
|
|
}
|
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
/// PowerPCTargetMachine ctor - Create an ILP32 architecture model
|
|
|
|
///
|
2005-09-01 21:38:21 +00:00
|
|
|
PPC32TargetMachine::PPC32TargetMachine(const Module &M, IntrinsicLowering *IL,
|
|
|
|
const std::string &FS)
|
|
|
|
: PowerPCTargetMachine(PPC32ID, IL, M, FS,
|
2005-07-21 20:44:43 +00:00
|
|
|
TargetData(PPC32ID,false,4,4,4,4,4,4,2,1,1),
|
2004-11-23 05:56:40 +00:00
|
|
|
PowerPCFrameInfo(*this, false)), JITInfo(*this) {}
|
2004-08-11 07:40:04 +00:00
|
|
|
|
|
|
|
unsigned PPC32TargetMachine::getModuleMatchQuality(const Module &M) {
|
2004-12-12 17:40:28 +00:00
|
|
|
// We strongly match "powerpc-*".
|
|
|
|
std::string TT = M.getTargetTriple();
|
|
|
|
if (TT.size() >= 8 && std::string(TT.begin(), TT.begin()+8) == "powerpc-")
|
|
|
|
return 20;
|
|
|
|
|
2004-08-11 07:40:04 +00:00
|
|
|
if (M.getEndianness() == Module::BigEndian &&
|
|
|
|
M.getPointerSize() == Module::Pointer32)
|
2004-12-12 17:40:28 +00:00
|
|
|
return 10; // Weak match
|
2004-08-11 07:40:04 +00:00
|
|
|
else if (M.getEndianness() != Module::AnyEndianness ||
|
|
|
|
M.getPointerSize() != Module::AnyPointerSize)
|
|
|
|
return 0; // Match for some other target
|
|
|
|
|
|
|
|
return getJITMatchQuality()/2;
|
|
|
|
}
|