2002-11-22 22:42:50 +00:00
|
|
|
//===- X86InstrInfo.cpp - X86 Instruction Information -----------*- C++ -*-===//
|
2003-10-20 19:43:21 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
2002-10-25 22:55:53 +00:00
|
|
|
//
|
2003-01-14 22:00:31 +00:00
|
|
|
// This file contains the X86 implementation of the TargetInstrInfo class.
|
2002-10-25 22:55:53 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2002-10-29 21:05:24 +00:00
|
|
|
#include "X86InstrInfo.h"
|
2002-12-03 05:42:53 +00:00
|
|
|
#include "X86.h"
|
2003-05-24 00:09:50 +00:00
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
2003-08-03 21:55:55 +00:00
|
|
|
#include "X86GenInstrInfo.inc"
|
2003-11-11 22:41:34 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2002-10-29 21:05:24 +00:00
|
|
|
X86InstrInfo::X86InstrInfo()
|
2004-02-29 06:31:44 +00:00
|
|
|
: TargetInstrInfo(X86Insts, sizeof(X86Insts)/sizeof(X86Insts[0])) {
|
2002-10-25 22:55:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2003-12-28 17:35:08 +00:00
|
|
|
bool X86InstrInfo::isMoveInstr(const MachineInstr& MI,
|
|
|
|
unsigned& sourceReg,
|
|
|
|
unsigned& destReg) const {
|
|
|
|
MachineOpCode oc = MI.getOpcode();
|
A big X86 instruction rename. The instructions are renamed to make
their names more decriptive. A name consists of the base name, a
default operand size followed by a character per operand with an
optional special size. For example:
ADD8rr -> add, 8-bit register, 8-bit register
IMUL16rmi -> imul, 16-bit register, 16-bit memory, 16-bit immediate
IMUL16rmi8 -> imul, 16-bit register, 16-bit memory, 8-bit immediate
MOVSX32rm16 -> movsx, 32-bit register, 16-bit memory
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11995 91177308-0d34-0410-b5e6-96231b3b80d8
2004-02-29 08:50:03 +00:00
|
|
|
if (oc == X86::MOV8rr || oc == X86::MOV16rr || oc == X86::MOV32rr ||
|
2004-02-01 08:22:16 +00:00
|
|
|
oc == X86::FpMOV) {
|
2003-12-28 17:35:08 +00:00
|
|
|
assert(MI.getNumOperands() == 2 &&
|
|
|
|
MI.getOperand(0).isRegister() &&
|
|
|
|
MI.getOperand(1).isRegister() &&
|
|
|
|
"invalid register-register move instruction");
|
2004-02-13 21:01:20 +00:00
|
|
|
sourceReg = MI.getOperand(1).getReg();
|
|
|
|
destReg = MI.getOperand(0).getReg();
|
2003-12-28 17:35:08 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
2004-07-31 09:38:47 +00:00
|
|
|
|
|
|
|
void X86InstrInfo::insertGoto(MachineBasicBlock& MBB,
|
|
|
|
MachineBasicBlock& TMBB) const {
|
|
|
|
BuildMI(MBB, MBB.end(), X86::JMP, 1).addMBB(&TMBB);
|
|
|
|
}
|
|
|
|
|
|
|
|
MachineBasicBlock::iterator
|
|
|
|
X86InstrInfo::reverseBranchCondition(MachineBasicBlock::iterator MI) const {
|
|
|
|
unsigned Opcode = MI->getOpcode();
|
|
|
|
assert(isBranch(Opcode) && "MachineInstr must be a branch");
|
|
|
|
unsigned ROpcode;
|
|
|
|
switch (Opcode) {
|
2004-07-31 09:53:31 +00:00
|
|
|
case X86::JB: ROpcode = X86::JAE; break;
|
|
|
|
case X86::JAE: ROpcode = X86::JB; break;
|
|
|
|
case X86::JE: ROpcode = X86::JNE; break;
|
|
|
|
case X86::JNE: ROpcode = X86::JE; break;
|
|
|
|
case X86::JBE: ROpcode = X86::JA; break;
|
|
|
|
case X86::JA: ROpcode = X86::JBE; break;
|
|
|
|
case X86::JS: ROpcode = X86::JNS; break;
|
|
|
|
case X86::JNS: ROpcode = X86::JS; break;
|
|
|
|
case X86::JL: ROpcode = X86::JGE; break;
|
|
|
|
case X86::JGE: ROpcode = X86::JL; break;
|
|
|
|
case X86::JLE: ROpcode = X86::JG; break;
|
|
|
|
case X86::JG: ROpcode = X86::JLE; break;
|
2004-07-31 09:38:47 +00:00
|
|
|
default:
|
2004-07-31 09:41:44 +00:00
|
|
|
assert(0 && "Cannot reverse unconditional branches!");
|
2004-07-31 09:38:47 +00:00
|
|
|
}
|
|
|
|
MachineBasicBlock* MBB = MI->getParent();
|
|
|
|
MachineBasicBlock* TMBB = MI->getOperand(0).getMachineBasicBlock();
|
2004-07-31 09:44:32 +00:00
|
|
|
return BuildMI(*MBB, MBB->erase(MI), ROpcode, 1).addMBB(TMBB);
|
2004-07-31 09:38:47 +00:00
|
|
|
}
|