mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-30 02:32:08 +00:00
29 lines
825 B
LLVM
29 lines
825 B
LLVM
|
; RUN: llc -mtriple=arm-linux < %s | FileCheck %s --check-prefix=APCS
|
||
|
|
; RUN: llc -mtriple=arm-linux -mattr=apcs < %s | \
|
||
|
|
; RUN: FileCheck %s --check-prefix=APCS
|
||
|
|
; RUN: llc -mtriple=arm-linux-gnueabi -mattr=apcs < %s | \
|
||
|
|
; RUN: FileCheck %s --check-prefix=APCS
|
||
|
|
|
||
|
|
; RUN: llc -mtriple=arm-linux-gnueabi < %s | FileCheck %s --check-prefix=AAPCS
|
||
|
|
; RUN: llc -mtriple=arm-linux-gnueabi -mattr=aapcs < %s | \
|
||
|
|
; RUN: FileCheck %s --check-prefix=AAPCS
|
||
|
|
; RUN: llc -mtriple=arm-linux-gnu -mattr=aapcs < %s | \
|
||
|
|
; RUN: FileCheck %s --check-prefix=AAPCS
|
||
|
|
|
||
|
|
; The stack is 8 byte aligned on AAPCS and 4 on APCS, so we should get a BIC
|
||
|
|
; only on APCS.
|
||
|
|
|
||
|
|
define void @g() {
|
||
|
|
; APCS: sub sp, sp, #8
|
||
|
|
; APCS: bic sp, sp, #7
|
||
|
|
|
||
|
|
; AAPCS: sub sp, sp, #8
|
||
|
|
; AAPCS-NOT: bic
|
||
|
|
|
||
|
|
%c = alloca i8, align 8
|
||
|
|
call void @f(i8* %c)
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare void @f(i8*)
|