2009-07-29 20:31:52 +00:00
|
|
|
//===- ARMBaseRegisterInfo.h - ARM Register Information Impl ----*- C++ -*-===//
|
2009-07-08 17:28:55 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the base ARM implementation of TargetRegisterInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef ARMBASEREGISTERINFO_H
|
|
|
|
#define ARMBASEREGISTERINFO_H
|
|
|
|
|
|
|
|
#include "ARM.h"
|
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#include "ARMGenRegisterInfo.h.inc"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
class ARMSubtarget;
|
2009-07-08 18:31:39 +00:00
|
|
|
class ARMBaseInstrInfo;
|
2009-07-08 17:28:55 +00:00
|
|
|
class Type;
|
|
|
|
|
|
|
|
/// Register allocation hints.
|
|
|
|
namespace ARMRI {
|
|
|
|
enum {
|
|
|
|
RegPairOdd = 1,
|
|
|
|
RegPairEven = 2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
/// isARMLowRegister - Returns true if the register is low register r0-r7.
|
|
|
|
///
|
|
|
|
static inline bool isARMLowRegister(unsigned Reg) {
|
|
|
|
using namespace ARM;
|
|
|
|
switch (Reg) {
|
|
|
|
case R0: case R1: case R2: case R3:
|
|
|
|
case R4: case R5: case R6: case R7:
|
|
|
|
return true;
|
|
|
|
default:
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-20 21:17:29 +00:00
|
|
|
class ARMBaseRegisterInfo : public ARMGenRegisterInfo {
|
2009-07-08 17:28:55 +00:00
|
|
|
protected:
|
2009-07-08 18:31:39 +00:00
|
|
|
const ARMBaseInstrInfo &TII;
|
2009-07-08 17:28:55 +00:00
|
|
|
const ARMSubtarget &STI;
|
|
|
|
|
|
|
|
/// FramePtr - ARM physical register used as frame ptr.
|
|
|
|
unsigned FramePtr;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
// Can be only subclassed.
|
2009-07-10 00:45:16 +00:00
|
|
|
explicit ARMBaseRegisterInfo(const ARMBaseInstrInfo &tii,
|
|
|
|
const ARMSubtarget &STI);
|
2009-07-08 18:31:39 +00:00
|
|
|
|
2009-07-08 20:28:28 +00:00
|
|
|
// Return the opcode that implements 'Op', or 0 if no opcode
|
|
|
|
unsigned getOpcode(int Op) const;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
public:
|
2009-07-08 17:28:55 +00:00
|
|
|
/// getRegisterNumbering - Given the enum value for some register, e.g.
|
2009-07-22 05:55:18 +00:00
|
|
|
/// ARM::LR, return the number that it corresponds to (e.g. 14). It
|
|
|
|
/// also returns true in isSPVFP if the register is a single precision
|
|
|
|
/// VFP register.
|
|
|
|
static unsigned getRegisterNumbering(unsigned RegEnum, bool *isSPVFP = 0);
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
/// Code Generation virtual methods...
|
|
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
|
|
|
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
2009-10-25 07:53:28 +00:00
|
|
|
/// getMatchingSuperRegClass - Return a subclass of the specified register
|
|
|
|
/// class A so that each register in it has a sub-register of the
|
|
|
|
/// specified sub-register index which is in the specified register class B.
|
|
|
|
virtual const TargetRegisterClass *
|
|
|
|
getMatchingSuperRegClass(const TargetRegisterClass *A,
|
|
|
|
const TargetRegisterClass *B, unsigned Idx) const;
|
|
|
|
|
2010-06-02 18:54:47 +00:00
|
|
|
/// canCombineSubRegIndices - Given a register class and a list of
|
|
|
|
/// subregister indices, return true if it's possible to combine the
|
|
|
|
/// subregister indices into one that corresponds to a larger
|
|
|
|
/// subregister. Return the new subregister index by reference. Note the
|
|
|
|
/// new index may be zero if the given subregisters can be combined to
|
|
|
|
/// form the whole register.
|
|
|
|
virtual bool canCombineSubRegIndices(const TargetRegisterClass *RC,
|
|
|
|
SmallVectorImpl<unsigned> &SubIndices,
|
|
|
|
unsigned &NewSubIdx) const;
|
Teach two-address pass to do some coalescing while eliminating REG_SEQUENCE
instructions.
e.g.
%reg1026<def> = VLDMQ %reg1025<kill>, 260, pred:14, pred:%reg0
%reg1027<def> = EXTRACT_SUBREG %reg1026, 6
%reg1028<def> = EXTRACT_SUBREG %reg1026<kill>, 5
...
%reg1029<def> = REG_SEQUENCE %reg1028<kill>, 5, %reg1027<kill>, 6, %reg1028, 7, %reg1027, 8, %reg1028, 9, %reg1027, 10, %reg1030<kill>, 11, %reg1032<kill>, 12
After REG_SEQUENCE is eliminated, we are left with:
%reg1026<def> = VLDMQ %reg1025<kill>, 260, pred:14, pred:%reg0
%reg1029:6<def> = EXTRACT_SUBREG %reg1026, 6
%reg1029:5<def> = EXTRACT_SUBREG %reg1026<kill>, 5
The regular coalescer will not be able to coalesce reg1026 and reg1029 because it doesn't
know how to combine sub-register indices 5 and 6. Now 2-address pass will consult the
target whether sub-registers 5 and 6 of reg1026 can be combined to into a larger
sub-register (or combined to be reg1026 itself as is the case here). If it is possible,
it will be able to replace references of reg1026 with reg1029 + the larger sub-register
index.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@103835 91177308-0d34-0410-b5e6-96231b3b80d8
2010-05-14 23:21:14 +00:00
|
|
|
|
2009-07-29 20:31:52 +00:00
|
|
|
const TargetRegisterClass *getPointerRegClass(unsigned Kind = 0) const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
std::pair<TargetRegisterClass::iterator,TargetRegisterClass::iterator>
|
|
|
|
getAllocationOrder(const TargetRegisterClass *RC,
|
|
|
|
unsigned HintType, unsigned HintReg,
|
|
|
|
const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
unsigned ResolveRegAllocHint(unsigned Type, unsigned Reg,
|
|
|
|
const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
void UpdateRegAllocHint(unsigned Reg, unsigned NewReg,
|
|
|
|
MachineFunction &MF) const;
|
|
|
|
|
|
|
|
bool hasFP(const MachineFunction &MF) const;
|
2009-08-14 20:48:13 +00:00
|
|
|
|
2010-01-19 18:31:11 +00:00
|
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
2009-10-27 22:45:39 +00:00
|
|
|
bool needsStackRealignment(const MachineFunction &MF) const;
|
2010-08-26 21:56:30 +00:00
|
|
|
int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const;
|
2010-08-24 21:19:33 +00:00
|
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const;
|
2010-08-17 22:41:55 +00:00
|
|
|
void materializeFrameBaseRegister(MachineBasicBlock::iterator I,
|
2010-08-19 23:52:25 +00:00
|
|
|
unsigned BaseReg, int FrameIdx,
|
|
|
|
int64_t Offset) const;
|
2010-08-17 22:41:55 +00:00
|
|
|
void resolveFrameIndex(MachineBasicBlock::iterator I,
|
|
|
|
unsigned BaseReg, int64_t Offset) const;
|
2010-08-19 23:52:25 +00:00
|
|
|
bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const;
|
2009-10-27 22:45:39 +00:00
|
|
|
|
2009-08-15 02:05:35 +00:00
|
|
|
bool cannotEliminateFrame(const MachineFunction &MF) const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
void processFunctionBeforeCalleeSavedScan(MachineFunction &MF,
|
|
|
|
RegScavenger *RS = NULL) const;
|
|
|
|
|
|
|
|
// Debug information queries.
|
|
|
|
unsigned getRARegister() const;
|
2009-11-12 21:00:03 +00:00
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
2010-01-26 23:15:09 +00:00
|
|
|
int getFrameIndexReference(const MachineFunction &MF, int FI,
|
2009-11-22 02:32:29 +00:00
|
|
|
unsigned &FrameReg) const;
|
2010-08-05 19:27:37 +00:00
|
|
|
int ResolveFrameIndexReference(const MachineFunction &MF, int FI,
|
|
|
|
unsigned &FrameReg, int SPAdj) const;
|
2010-01-26 23:15:09 +00:00
|
|
|
int getFrameIndexOffset(const MachineFunction &MF, int FI) const;
|
2009-07-08 17:28:55 +00:00
|
|
|
|
|
|
|
// Exception handling queries.
|
|
|
|
unsigned getEHExceptionRegister() const;
|
|
|
|
unsigned getEHHandlerRegister() const;
|
|
|
|
|
|
|
|
int getDwarfRegNum(unsigned RegNum, bool isEH) const;
|
|
|
|
|
|
|
|
bool isLowRegister(unsigned Reg) const;
|
|
|
|
|
2009-07-08 18:31:39 +00:00
|
|
|
|
|
|
|
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
|
|
|
/// specified immediate.
|
|
|
|
virtual void emitLoadConstPool(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator &MBBI,
|
2009-07-08 20:28:28 +00:00
|
|
|
DebugLoc dl,
|
2009-07-16 09:20:10 +00:00
|
|
|
unsigned DestReg, unsigned SubIdx,
|
|
|
|
int Val,
|
2009-07-08 18:31:39 +00:00
|
|
|
ARMCC::CondCodes Pred = ARMCC::AL,
|
|
|
|
unsigned PredReg = 0) const;
|
|
|
|
|
|
|
|
/// Code Generation virtual methods...
|
|
|
|
virtual bool isReservedReg(const MachineFunction &MF, unsigned Reg) const;
|
|
|
|
|
|
|
|
virtual bool requiresRegisterScavenging(const MachineFunction &MF) const;
|
|
|
|
|
2009-10-20 01:26:58 +00:00
|
|
|
virtual bool requiresFrameIndexScavenging(const MachineFunction &MF) const;
|
2010-08-24 19:05:43 +00:00
|
|
|
|
|
|
|
virtual bool requiresVirtualBaseRegisters(const MachineFunction &MF) const;
|
2009-10-20 01:26:58 +00:00
|
|
|
|
2010-07-20 06:52:21 +00:00
|
|
|
virtual bool hasReservedCallFrame(const MachineFunction &MF) const;
|
|
|
|
virtual bool canSimplifyCallFramePseudos(const MachineFunction &MF) const;
|
2009-07-08 18:31:39 +00:00
|
|
|
|
|
|
|
virtual void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
2010-06-02 21:53:11 +00:00
|
|
|
MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I) const;
|
2009-07-08 18:31:39 +00:00
|
|
|
|
2010-08-26 23:32:16 +00:00
|
|
|
virtual void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
2009-07-08 18:31:39 +00:00
|
|
|
|
|
|
|
virtual void emitPrologue(MachineFunction &MF) const;
|
|
|
|
virtual void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
|
|
|
2009-07-08 17:28:55 +00:00
|
|
|
private:
|
2009-07-30 23:29:25 +00:00
|
|
|
unsigned estimateRSStackSizeLimit(MachineFunction &MF) const;
|
|
|
|
|
2009-07-08 17:28:55 +00:00
|
|
|
unsigned getRegisterPairEven(unsigned Reg, const MachineFunction &MF) const;
|
|
|
|
|
|
|
|
unsigned getRegisterPairOdd(unsigned Reg, const MachineFunction &MF) const;
|
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|