6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-21 01:25:20 +00:00
Code Issues Projects Releases Wiki Activity

PowerPC instruction definitions use LittleEndian-style encoding [0..31]

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16977 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-10-14 05:54:38 +00:00
parent 99ee67ab19
commit 315d3341fd
3 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PowerPC/PPC32.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC32 : Target {

2
lib/Target/PowerPC/PPC64.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC64 : Target {

2
lib/Target/PowerPC/PowerPC.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PowerPC : Target {