6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-30 04:56:49 +00:00
Code Issues Projects Releases Wiki Activity

Fix some tests. The grep for "il" was matching "file".

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@60485 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Rafael Espindola 2008-12-03 17:14:56 +00:00
parent f033b5a393
commit 3eda88ed9f
6 changed files with 10 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/CellSPU/call_indirect.ll
View File

@ -11,7 +11,7 @@
; RUN: grep iohl %t2.s | count 2
; RUN: grep rotqby %t2.s | count 6
; RUN: grep lqd %t2.s | count 18
; RUN: grep il %t2.s | count 2
; RUN: grep ilhu %t2.s | count 2
; RUN: grep ai %t2.s | count 9
; RUN: grep dispatch_tab %t2.s | count 6

2
test/CodeGen/CellSPU/fdiv.ll
View File

@ -1,6 +1,6 @@
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: grep frest %t1.s | count 2
; RUN: grep fi %t1.s | count 2
; RUN: grep -w fi %t1.s | count 2
; RUN: grep fm %t1.s | count 4
; RUN: grep fma %t1.s | count 2
; RUN: grep fnms %t1.s | count 2

2
test/CodeGen/CellSPU/immed32.ll
View File

@ -1,7 +1,7 @@
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: grep ilhu %t1.s | count 8
; RUN: grep iohl %t1.s | count 6
; RUN: grep il %t1.s | count 11
; RUN: grep -w il %t1.s | count 3
; RUN: grep 16429 %t1.s | count 1
; RUN: grep 63572 %t1.s | count 1
; RUN: grep 128 %t1.s | count 1

4
test/CodeGen/CellSPU/immed64.ll
View File

@ -1,6 +1,8 @@
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: grep lqa %t1.s | count 13
; RUN: grep il %t1.s | count 22
; RUN: grep ilhu %t1.s | count 15
; RUN: grep ila %t1.s | count 1
; RUN: grep -w il %t1.s | count 6
; RUN: grep shufb %t1.s | count 13
; RUN: grep 65520 %t1.s | count 1
; RUN: grep 43981 %t1.s | count 1

4
test/CodeGen/CellSPU/vec_const.ll
View File

@ -1,8 +1,8 @@
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: llvm-as -o - %s | llc -march=cellspu -mattr=large_mem > %t2.s
; RUN: grep il %t1.s | count 16
; RUN: grep -w il %t1.s | count 3
; RUN: grep ilhu %t1.s | count 8
; RUN: grep ilh %t1.s | count 13
; RUN: grep -w ilh %t1.s | count 5
; RUN: grep iohl %t1.s | count 7
; RUN: grep lqa %t1.s | count 6
; RUN: grep 24672 %t1.s | count 2

4
test/CodeGen/CellSPU/vecinsert.ll
View File

@ -2,8 +2,8 @@
; RUN: grep cbd %t1.s | count 5
; RUN: grep chd %t1.s | count 5
; RUN: grep cwd %t1.s | count 10
; RUN: grep il %t1.s | count 15
; RUN: grep ilh %t1.s | count 10
; RUN: grep -w il %t1.s | count 5
; RUN: grep -w ilh %t1.s | count 6
; RUN: grep iohl %t1.s | count 1
; RUN: grep ilhu %t1.s | count 4
; RUN: grep shufb %t1.s | count 26