6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

Fix an inline asm pasto from 117667; was preventing

Browse Source 
{i64, i64} from matching i128.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118465 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dale Johannesen 2010-11-09 01:15:07 +00:00
parent e1f2e502b9
commit 71365d3774
2 changed files with 19 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/SelectionDAG/TargetLowering.cpp
View File

@ -2738,7 +2738,8 @@ TargetLowering::AsmOperandInfoVector TargetLowering::ParseConstraints(
case 32:
case 64:
case 128:
OpTy = IntegerType::get(OpTy->getContext(), BitSize);
OpInfo.ConstraintVT =
EVT::getEVT(IntegerType::get(OpTy->getContext(), BitSize), true);
break;
}
} else if (dyn_cast<PointerType>(OpTy)) {

17
test/CodeGen/X86/complex-asm.ll Normal file
View File

@ -0,0 +1,17 @@
; RUN: llc < %s -mtriple=x86_64-apple-darwin
; This formerly crashed.
%0 = type { i64, i64 }
define %0 @f() nounwind ssp {
entry:
%v = alloca %0, align 8
call void asm sideeffect "", "=*r,r,r,0,~{dirflag},~{fpsr},~{flags}"(%0* %v, i32 0, i32 1, i128 undef) nounwind
%0 = getelementptr inbounds %0* %v, i64 0, i32 0
%1 = load i64* %0, align 8
%2 = getelementptr inbounds %0* %v, i64 0, i32 1
%3 = load i64* %2, align 8
%mrv4 = insertvalue %0 undef, i64 %1, 0
%mrv5 = insertvalue %0 %mrv4, i64 %3, 1
ret %0 %mrv5
}