6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-01 10:57:21 +00:00
Code Issues Projects Releases Wiki Activity

Don't try to be clever, just preserve the target's allocation order.

Browse Source 
The order of registers returned by getCalleeSavedRegs is used to lay out
the fixed stack slots for CSRs. Some targets like their CSRs used from
one end, and some targets want them used from the other end.

When computing an allocation order, simply preserve the relative
ordering of CSRs that the target specifies in its allocation order.
Reordering CSRs would break some targets, ARM in particular.

We still place volatiles before the CSRs, providing slightly better
results with different calling conventions.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132680 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2011-06-06 16:36:30 +00:00
parent 0b4d96baec
commit 7c48913af6
1 changed files with 6 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
lib/CodeGen/RegisterClassInfo.cpp
View File

@ -77,7 +77,7 @@ void RegisterClassInfo::compute(const TargetRegisterClass *RC) const {
RCI.Order.reset(new unsigned[NumRegs]);
unsigned N = 0;
SmallVector<std::pair<unsigned, unsigned>, 8> CSRAlias;
SmallVector<unsigned, 16> CSRAlias;
// FIXME: Once targets reserve registers instead of removing them from the
// allocation order, we can simply use begin/end here.
@ -89,22 +89,17 @@ void RegisterClassInfo::compute(const TargetRegisterClass *RC) const {
// Remove reserved registers from the allocation order.
if (Reserved.test(PhysReg))
continue;
if (unsigned CSR = CSRNum[PhysReg])
// PhysReg aliases a CSR, save it for later. Provide a (CSR, N) sort key
// to preserve the original ordering of multiple aliases of the same CSR.
CSRAlias.push_back(std::make_pair((CSR << 16) + (I - AOB), PhysReg));
if (CSRNum[PhysReg])
// PhysReg aliases a CSR, save it for later.
CSRAlias.push_back(PhysReg);
else
RCI.Order[N++] = PhysReg;
}
RCI.NumRegs = N + CSRAlias.size();
assert (RCI.NumRegs <= NumRegs && "Allocation order larger than regclass");
// Sort CSR aliases acording to the CSR ordering.
if (CSRAlias.size() >= 2)
array_pod_sort(CSRAlias.begin(), CSRAlias.end());
for (unsigned i = 0, e = CSRAlias.size(); i != e; ++i)
RCI.Order[N++] = CSRAlias[i].second;
// CSR aliases go after the volatile registers, preserve the target's order.
std::copy(CSRAlias.begin(), CSRAlias.end(), &RCI.Order[N]);
DEBUG({
dbgs() << "AllocationOrder(" << RC->getName() << ") = [";