mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-27 15:29:51 +00:00
Add predicate check around some patterns.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@158795 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
703c38bf58
commit
af4166cd09
@ -4922,10 +4922,12 @@ def CVTPD2DQrr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
||||
"cvtpd2dq\t{$src, $dst|$dst, $src}", [],
|
||||
IIC_SSE_CVT_PD_RR>;
|
||||
|
||||
def : Pat<(v4i32 (fp_to_sint (v4f64 VR256:$src))),
|
||||
(VCVTTPD2DQYrr VR256:$src)>;
|
||||
def : Pat<(v4i32 (fp_to_sint (memopv4f64 addr:$src))),
|
||||
(VCVTTPD2DQYrm addr:$src)>;
|
||||
let Predicates = [HasAVX] in {
|
||||
def : Pat<(v4i32 (fp_to_sint (v4f64 VR256:$src))),
|
||||
(VCVTTPD2DQYrr VR256:$src)>;
|
||||
def : Pat<(v4i32 (fp_to_sint (memopv4f64 addr:$src))),
|
||||
(VCVTTPD2DQYrm addr:$src)>;
|
||||
} // Predicates = [HasAVX]
|
||||
|
||||
// Convert Packed DW Integers to Packed Double FP
|
||||
let Predicates = [HasAVX] in {
|
||||
@ -4947,20 +4949,22 @@ def CVTDQ2PDrr : SSDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
||||
IIC_SSE_CVT_PD_RM>;
|
||||
|
||||
// AVX 256-bit register conversion intrinsics
|
||||
def : Pat<(int_x86_avx_cvtdq2_pd_256 VR128:$src),
|
||||
(VCVTDQ2PDYrr VR128:$src)>;
|
||||
def : Pat<(int_x86_avx_cvtdq2_pd_256 (bitconvert (memopv2i64 addr:$src))),
|
||||
(VCVTDQ2PDYrm addr:$src)>;
|
||||
let Predicates = [HasAVX] in {
|
||||
def : Pat<(int_x86_avx_cvtdq2_pd_256 VR128:$src),
|
||||
(VCVTDQ2PDYrr VR128:$src)>;
|
||||
def : Pat<(int_x86_avx_cvtdq2_pd_256 (bitconvert (memopv2i64 addr:$src))),
|
||||
(VCVTDQ2PDYrm addr:$src)>;
|
||||
|
||||
def : Pat<(int_x86_avx_cvt_pd2dq_256 VR256:$src),
|
||||
(VCVTPD2DQYrr VR256:$src)>;
|
||||
def : Pat<(int_x86_avx_cvt_pd2dq_256 (memopv4f64 addr:$src)),
|
||||
(VCVTPD2DQYrm addr:$src)>;
|
||||
def : Pat<(int_x86_avx_cvt_pd2dq_256 VR256:$src),
|
||||
(VCVTPD2DQYrr VR256:$src)>;
|
||||
def : Pat<(int_x86_avx_cvt_pd2dq_256 (memopv4f64 addr:$src)),
|
||||
(VCVTPD2DQYrm addr:$src)>;
|
||||
|
||||
def : Pat<(v4f64 (sint_to_fp (v4i32 VR128:$src))),
|
||||
(VCVTDQ2PDYrr VR128:$src)>;
|
||||
def : Pat<(v4f64 (sint_to_fp (bc_v4i32 (memopv2i64 addr:$src)))),
|
||||
(VCVTDQ2PDYrm addr:$src)>;
|
||||
def : Pat<(v4f64 (sint_to_fp (v4i32 VR128:$src))),
|
||||
(VCVTDQ2PDYrr VR128:$src)>;
|
||||
def : Pat<(v4f64 (sint_to_fp (bc_v4i32 (memopv2i64 addr:$src)))),
|
||||
(VCVTDQ2PDYrm addr:$src)>;
|
||||
} // Predicates = [HasAVX]
|
||||
|
||||
//===---------------------------------------------------------------------===//
|
||||
// SSE3 - Replicate Single FP - MOVSHDUP and MOVSLDUP
|
||||
|
Loading…
Reference in New Issue
Block a user