6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

Simplify the BuildMI calls even more.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55077 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman
2008-08-20 21:10:53 +00:00
parent bb466331e7
commit f990b571c5
1 changed files with 3 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
lib/CodeGen/SelectionDAG/FastISel.cpp
View File

@@ -155,8 +155,7 @@ unsigned FastISel::FastEmitInst_(unsigned MachineInstOpcode,
unsigned ResultReg = MRI.createVirtualRegister(RC);
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
MachineInstr *MI = BuildMI(MF, II, ResultReg);
MBB->push_back(MI);
MachineInstr *MI = BuildMI(MBB, II, ResultReg);
return ResultReg;
}
@@ -166,8 +165,7 @@ unsigned FastISel::FastEmitInst_r(unsigned MachineInstOpcode,
unsigned ResultReg = MRI.createVirtualRegister(RC);
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
MachineInstr *MI = BuildMI(MF, II, ResultReg).addReg(Op0);
MBB->push_back(MI);
MachineInstr *MI = BuildMI(MBB, II, ResultReg).addReg(Op0);
return ResultReg;
}
@@ -177,7 +175,6 @@ unsigned FastISel::FastEmitInst_rr(unsigned MachineInstOpcode,
unsigned ResultReg = MRI.createVirtualRegister(RC);
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
MachineInstr *MI = BuildMI(MF, II, ResultReg).addReg(Op0).addReg(Op1);
MBB->push_back(MI);
MachineInstr *MI = BuildMI(MBB, II, ResultReg).addReg(Op0).addReg(Op1);
return ResultReg;
}