6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-18 12:29:27 +00:00
Code Issues Projects Releases Wiki Activity
37,147 Commits 39 Branches 0 Tags 277 MiB
14fd63cae8
Commit Graph

37147 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Duncan Sands
14fd63cae8 Add support to LegalizeTypes for building legal vectors 
out of illegal elements (BUILD_VECTOR).  Uses and beefs
up BUILD_PAIR, though it didn't really have to.  Like
most of LegalizeTypes, does not support soft-float.
This cures all "make check" vector building failures.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47537 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-24 07:36:03 +00:00
Bill Wendling
181eb737b2 Some platforms use the same name for 32-bit and 64-bit registers (like 
%r3 on PPC) in their ASM files. However, it's hard for humans to read
during debugging. Adding a new field to the register data that lets you
specify a different name to be printed than the one that goes into the
ASM file -- %x3 instead of %r3, for instance.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47534 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-24 00:56:13 +00:00
Evan Cheng
1df439773c Backing out r47521 for now. This has broken a number of tests. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47533 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 19:32:32 +00:00
Scott Michel
a59d469e9b Merge current work back to tree to minimize diffs and drift. Major highlights 
for CellSPU modifications:

- SPUInstrInfo.td refactoring: "multiclass" really is _your_ friend.
- Other improvements based on refactoring effort in SPUISelLowering.cpp,
  esp. in SPUISelLowering::PerformDAGCombine(), where zero amount shifts and
  rotates are now eliminiated, other scalar-to-vector-to-scalar silliness
  is also eliminated.
- 64-bit operations are being implemented, _muldi3.c gcc runtime now
  compiles and generates the right code. More work still needs to be done.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47532 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 18:41:37 +00:00
Zhou Sheng
f65a0f7860 Testcase for Revision 47478. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47531 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 10:59:51 +00:00
Evan Cheng
249ded3fa8 Rematerialization logic was overly conservative when it comes to loads from fixed stack slots. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47529 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 03:38:34 +00:00
Evan Cheng
aaa1d4265e Update test. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47527 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 02:57:25 +00:00
Evan Cheng
298bbe82cb If remating a machine instr with virtual register operand, make sure the vr is avaliable at all uses regardless of whether it would be folded. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47526 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 02:14:42 +00:00
Evan Cheng
18924f11c1 Remat of pic loads are now on by default. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47525 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 02:08:30 +00:00
Evan Cheng
c19eca38ef Turning on remat of pic loads. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47524 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 02:07:42 +00:00
Dan Gohman
61e015fe74 Fix a bug that caused opt and other tools to silently ignore 
invalid command-line options.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47523 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:55:25 +00:00
Evan Cheng
b2a0abce1e No need recognize load from a fixed argument slot as re-materializable. LiveIntervalAnalysis already handles it as a special case. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47522 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:47:44 +00:00
Devang Patel
e9fabd94ab Properly read and write bitcodes for multiple return values. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47521 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:44:55 +00:00
Evan Cheng
dd3465eed1 Recognize loads of arguments as re-materializable first. Therefore if isReallyTriviallyReMaterializable() returns true it doesn't confuse it as a "normal" re-materializable instruction. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47520 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:44:27 +00:00
Devang Patel
2007173203 Regenerate. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47519 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:17:37 +00:00
Devang Patel
155b8746ba Use isa check instead of getTypeID() check. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47518 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:17:17 +00:00
Ted Kremenek
57daefa187 Fixed buffer overflow reported by Argiris Kirtzidis. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47517 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:11:40 +00:00
Devang Patel
4d4a5e0bd2 Remove unnecessary "inline" keywords. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47516 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:11:02 +00:00
Devang Patel
377e04b926 print getresult operand and its type directly. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47514 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 01:04:26 +00:00
Evan Cheng
28c9fc630c Really. Why doesn't every arch support MMX? 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47513 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:56:14 +00:00
Devang Patel
d7313c5608 Use dyn_cast instead of isa + cast. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47511 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:47:00 +00:00
Evan Cheng
0cc83b6e85 Forgot this. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47510 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:46:11 +00:00
Devang Patel
6bfc63bef9 Regenerate 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47509 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:38:56 +00:00
Devang Patel
57ef4f46c1 To support multiple return values, now ret instruction supports multiple operands instead of one aggregate operand. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47508 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:35:18 +00:00
Evan Cheng
313d4b8093 Fix spill weight updating bug. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47507 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-23 00:33:04 +00:00
Dale Johannesen
22c3979fca Split ParameterAttributes.h, putting the complicated 
stuff into ParamAttrsList.h.  Per feedback from
ParamAttrs changes.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47504 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 22:17:59 +00:00
Gordon Henriksen
e5079051b9 Improving wording. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47503 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 21:55:51 +00:00
Gordon Henriksen
58366820c4 Adding a note about IR generation to the LLVM FAQ. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47502 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 20:58:29 +00:00
Evan Cheng
530d47f4f2 Test case for PR2082. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47501 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 20:38:49 +00:00
Evan Cheng
672e550601 Same isPhysRegAvailable bug as local register allocator. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47500 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 20:31:32 +00:00
Evan Cheng
bcfa1ca976 Really really bad local register allocator bug. On X86, it was never using ESI, EDI, and EBP because of a bug in RALocal::isPhysRegAvailable(). For example, when 
it checks if ESI is available, it then looks at registers aliases to ESI. SIL is marked -2 (not allocatable) but isPhysRegAvailable() incorrectly assumes it is in use and returns false for ESI.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47499 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 20:30:53 +00:00
Evan Cheng
9af7090392 Add debugging printfs. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47496 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 19:57:06 +00:00
Devang Patel
bd41a064ed Regenerate 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47495 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 19:31:30 +00:00
Devang Patel
1b76c759ac Use SymbolicValueRef to parse getresult operand 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47494 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 19:31:15 +00:00
Evan Cheng
8ec57d7005 Remove an invalid assertion now that there are implicit virtual register operands. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47493 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 19:25:04 +00:00
Evan Cheng
b2fd65f936 Make sure reload of implicit uses are issued before remat's. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47492 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 19:22:06 +00:00
Devang Patel
5f2e4681ce Add StripDeadPrototypes pass. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47488 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 18:39:29 +00:00
Dale Johannesen
dc6c0f151b Generated files for 47484. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47485 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 17:50:51 +00:00
Dale Johannesen
08e78b18b8 Pass alignment on ByVal parameters, from FE, all 
the way through.  It is now used for codegen.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47484 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 17:49:45 +00:00
Dale Johannesen
3edd6dcf82 MMX vectors are passed 4-byte aligned. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47483 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 17:47:28 +00:00
Anton Korobeynikov
567a273370 Add smart refcounting pointer class to ADT back (known before as IntrusiveSPtr.h). 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47482 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 17:26:05 +00:00
Chris Lattner
5ea8ef8985 fix some bugs in tutorial, patch by Erick Tryzelaar 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47481 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 17:09:39 +00:00
Anton Korobeynikov
602d1c51e0 Unbreak build for VC2008. Patch by Argiris Kirtzidis! 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47480 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 10:11:21 +00:00
Anton Korobeynikov
47ccf1af3a Provide __main hooks for cygwin & mingw32 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47479 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 10:08:31 +00:00
Zhou Sheng
58d13af6f0 Fixed a typo. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47478 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 10:00:35 +00:00
Evan Cheng
d8850a512e Allow re-materialization of pic load (controlled by -remat-pic-load for now). 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47476 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 09:25:47 +00:00
Evan Cheng
d70dbb5d62 Enable re-materialization of instructions which have virtual register operands if 
the definition of the operand also reaches its uses.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47475 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 09:24:50 +00:00
Chris Lattner
d2b1fb27df copy mmx values from/to memory with GPRs on x86-32 
instead of with mmx registers.  This horribleness is apparently
done by gcc to avoid having to insert emms in places that really 
should have it.  This is the second half of rdar://5741668.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47474 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 05:18:04 +00:00
Devang Patel
452743e5e4 Print getresult instruction properly. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47473 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 03:10:23 +00:00
Devang Patel
ec25f24dbf Print ret instruction that returns aggregates. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47472 91177308-0d34-0410-b5e6-96231b3b80d8
 2008-02-22 02:50:49 +00:00