llvm-6502/test/CodeGen/PowerPC/ppc32-i1-vaarg.ll
Hal Finkel 025c1cefca When using CR bit registers on PPC32, handle the i1 vaarg case
When copying an i1 value into a GPR for a vaarg call, we need to explicitly
zero-extend the i1 value (otherwise an invalid CRBIT -> GPR copy will be
generated).

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@203041 91177308-0d34-0410-b5e6-96231b3b80d8
2014-03-06 00:23:33 +00:00

16 lines
310 B
LLVM

; RUN: llc < %s -march=ppc32 -mcpu=ppc32 | FileCheck %s
target triple = "powerpc-unknown-linux-gnu"
declare void @printf(i8*, ...)
define void @main() {
call void (i8*, ...)* @printf(i8* undef, i1 false)
ret void
}
; CHECK-LABEL: @main
; CHECK-DAG li 4, 0
; CHECK-DAG: crxor 6, 6, 6
; CHECK: bl printf