6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-19 01:34:32 +00:00
Code Issues Projects Releases Wiki Activity
318093b6f8
llvm-6502/include/llvm/CodeGen
History
Dan Gohman 6595635175 Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and 
VCONCAT_VECTORS. Use these for CopyToReg and CopyFromReg legalizing in
the case that the full register is to be split into subvectors instead
of scalars. This replaces uses of VBIT_CONVERT to present values as
vector-of-vector types in order to make whole subvectors accessible via
BUILD_VECTOR and EXTRACT_VECTOR_ELT.

This is in preparation for adding extended ValueType values, where
having vector-of-vector types is undesirable.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37569 91177308-0d34-0410-b5e6-96231b3b80d8
2007-06-13 15:12:02 +00:00
..
AsmPrinter.h Fix the asmprinter so that a globalvalue can specify an explicit alignment 2007-05-31 18:57:45 +00:00
CallingConvLower.h
DwarfWriter.h
ELFRelocation.h
FileWriters.h
InstrScheduling.h
IntrinsicLowering.h
LinkAllCodegenComponents.h
LiveInterval.h
LiveIntervalAnalysis.h Factor live variable analysis so it does not do register coalescing 2007-06-08 17:18:56 +00:00
LiveVariables.h Eliminate MarkVirtRegAliveInBlock recursion. 2007-05-08 19:00:00 +00:00
MachineBasicBlock.h Move ReplaceUsesOfBlockWith() out of BranchFolding into a MachineBasicBlock general facility. 2007-06-04 06:44:01 +00:00
MachineCodeEmitter.h
MachineConstantPool.h
MachineFrameInfo.h
MachineFunction.h
MachineFunctionPass.h
MachineInstr.h Add missing const qualifiers. 2007-05-29 18:35:22 +00:00
MachineInstrBuilder.h
MachineJumpTableInfo.h
MachineLocation.h
MachineModuleInfo.h The semantics of invoke require that we always jump to the unwind block 2007-06-02 17:16:06 +00:00
MachinePassRegistry.h
MachineRelocation.h
MachORelocation.h
Passes.h Factor live variable analysis so it does not do register coalescing 2007-06-08 17:18:56 +00:00
RegAllocRegistry.h
RegisterScavenging.h
RuntimeLibcalls.h
SchedGraphCommon.h
ScheduleDAG.h
SchedulerRegistry.h
SelectionDAG.h
SelectionDAGISel.h
SelectionDAGNodes.h Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and 2007-06-13 15:12:02 +00:00
SimpleRegisterCoalescing.h Factor live variable analysis so it does not do register coalescing 2007-06-08 17:18:56 +00:00
SSARegMap.h
ValueTypes.h
ValueTypes.td