Rafael Espindola 42d075c4fb Remove the TargetRegisterClass member from CalleeSavedInfo ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105344 91177308-0d34-0410-b5e6-96231b3b80d8

2010-06-02 20:02:30 +00:00

..

Analysis.h

…

AsmPrinter.h

Rework global alignment computation again. Now we do round up

2010-04-28 19:58:07 +00:00

BinaryObject.h

…

CalcSpillWeights.h

…

CallingConvLower.h

…

FastISel.h

Add initial kill flag support to FastISel.

2010-05-11 23:54:07 +00:00

GCMetadata.h

…

GCMetadataPrinter.h

…

GCs.h

…

GCStrategy.h

…

IntrinsicLowering.h

…

ISDOpcodes.h

back out 104862/104869. Can reuse stacksave after all. Very cool.

2010-05-27 23:11:57 +00:00

JITCodeEmitter.h

…

LatencyPriorityQueue.h

Eliminate the use of PriorityQueue and just use a std::vector,

2010-05-26 18:52:00 +00:00

LinkAllAsmWriterComponents.h

Make a few more LLVM headers parsable as standalone headers.

2009-11-05 23:01:30 +00:00

LinkAllCodegenComponents.h

Add a hybrid bottom up scheduler that reduce register usage while avoiding

2010-05-20 06:13:19 +00:00

LiveInterval.h

Removed scaleNumbering method declaration from LiveInterval (not defined, not used).

2010-05-21 03:04:04 +00:00

LiveIntervalAnalysis.h

Teach liveintervalanalysis about virtual registers which are defined by reg_sequence instructions that are formed by registers defined by distinct instructions. e.g.

2010-05-05 18:27:40 +00:00

LiveStackAnalysis.h

…

LiveVariables.h

…

MachineBasicBlock.h

…

MachineCodeEmitter.h

…

MachineCodeInfo.h

…

MachineConstantPool.h

…

MachineDominators.h

…

MachineFrameInfo.h

Remove the TargetRegisterClass member from CalleeSavedInfo

2010-06-02 20:02:30 +00:00

MachineFunction.h

Move the check for "calls setjmp" to SelectionDAGISel so that it can be used by

2010-05-26 19:46:12 +00:00

MachineFunctionAnalysis.h

…

MachineFunctionPass.h

Ok, third time's the charm. No changes from last time except the CMake

2010-04-02 23:17:14 +00:00

MachineInstr.h

- Change MachineInstr::findRegisterDefOperandIdx so it can also look for defs

2010-05-21 20:53:24 +00:00

MachineInstrBuilder.h

…

MachineJumpTableInfo.h

…

MachineLocation.h

…

MachineLoopInfo.h

…

MachineMemOperand.h

Add non-temporal flags to MachineMemOperand.

2010-02-15 16:48:31 +00:00

MachineModuleInfo.h

…

MachineModuleInfoImpls.h

…

MachineOperand.h

Add a TargetRegisterInfo::composeSubRegIndices hook with a default

2010-05-28 18:18:53 +00:00

MachinePassRegistry.h

…

MachineRegisterInfo.h

Avoid adding duplicate function live-in's.

2010-05-24 21:33:37 +00:00

MachineRelocation.h

…

MachineSSAUpdater.h

Combine the implementations of the core part of the SSAUpdater and

2010-05-04 23:18:19 +00:00

MachORelocation.h

…

ObjectCodeEmitter.h

…

Passes.h

Add a -regalloc=default option that chooses a register allocator based on the -O

2010-05-27 23:57:25 +00:00

ProcessImplicitDefs.h

The Indexes Patch.

2009-11-03 23:52:08 +00:00

PseudoSourceValue.h

…

RegAllocRegistry.h

…

RegisterCoalescer.h

…

RegisterScavenging.h

…

RuntimeLibcalls.h

…

ScheduleDAG.h

Change push_all to a non-virtual function and implement it in the

2010-05-26 01:10:55 +00:00

ScheduleHazardRecognizer.h

…

SchedulerRegistry.h

Add a hybrid bottom up scheduler that reduce register usage while avoiding

2010-05-20 06:13:19 +00:00

SelectionDAG.h

SelectionDAG shouldn't have a FunctionLoweringInfo member. RegsForValue

2010-05-29 17:03:36 +00:00

SelectionDAGISel.h

…

SelectionDAGNodes.h

…

SlotIndexes.h

…

TargetLoweringObjectFileImpl.h

More data/parsing support for tls directives. Add a few more testcases

2010-05-17 22:53:55 +00:00

ValueTypes.h

Fix enum to address array bounds regression.

2010-05-18 21:22:12 +00:00

ValueTypes.td

Adding a v8i64 512-bit vector type. This will be used to model ARM NEON intrinsics which translate into a pair of vld / vst instructions that can load / store 8 consecutive 64-bit (D) registers.

2010-05-13 23:55:47 +00:00