mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
17200e3bb3
This will allow us to use a single MachineInstr to represent instructions which behave the same but have different encodings on some subtargets. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209028 91177308-0d34-0410-b5e6-96231b3b80d8
49 lines
1.2 KiB
C++
49 lines
1.2 KiB
C++
//===- AMDGPUMCInstLower.h MachineInstr Lowering Interface ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
/// \file
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef AMDGPU_MCINSTLOWER_H
|
|
#define AMDGPU_MCINSTLOWER_H
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUSubtarget;
|
|
class MCInst;
|
|
class MCContext;
|
|
class MachineInstr;
|
|
|
|
class AMDGPUMCInstLower {
|
|
|
|
// This must be kept in sync with the SISubtarget class in SIInstrInfo.td
|
|
enum SISubtarget {
|
|
SI = 0
|
|
};
|
|
|
|
MCContext &Ctx;
|
|
const AMDGPUSubtarget &ST;
|
|
|
|
/// Convert a member of the AMDGPUSubtarget::Generation enum to the
|
|
/// SISubtarget enum.
|
|
enum SISubtarget AMDGPUSubtargetToSISubtarget(unsigned Gen) const;
|
|
|
|
/// Get the MC opcode for this MachineInstr.
|
|
unsigned getMCOpcode(unsigned MIOpcode) const;
|
|
|
|
public:
|
|
AMDGPUMCInstLower(MCContext &ctx, const AMDGPUSubtarget &ST);
|
|
|
|
/// \brief Lower a MachineInstr to an MCInst
|
|
void lower(const MachineInstr *MI, MCInst &OutMI) const;
|
|
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif //AMDGPU_MCINSTLOWER_H
|