This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-11-07 12:07:17 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
6b30274e27
llvm-6502
/
utils
/
TableGen
History
Benjamin Kramer
88b6fc06db
Make the EDis tables const.
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@150304
91177308-0d34-0410-b5e6-96231b3b80d8
2012-02-11 14:51:07 +00:00
..
AsmMatcherEmitter.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
AsmMatcherEmitter.h
AsmWriterEmitter.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
AsmWriterEmitter.h
AsmWriterInst.cpp
AsmWriterInst.h
CallingConvEmitter.cpp
CallingConvEmitter.h
CMakeLists.txt
CodeEmitterGen.cpp
Widen the instruction encoder that TblGen emits to a 64 bits, which should accomodate every target I can think of offhand.
2012-01-24 18:37:29 +00:00
CodeEmitterGen.h
CodeGenDAGPatterns.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
CodeGenDAGPatterns.h
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
CodeGenInstruction.cpp
CodeGenInstruction.h
CodeGenIntrinsics.h
CodeGenRegisters.cpp
Specify SubRegIndex components on the index itself.
2012-02-01 23:16:41 +00:00
CodeGenRegisters.h
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
CodeGenTarget.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
CodeGenTarget.h
DAGISelEmitter.cpp
DAGISelEmitter.h
DAGISelMatcher.cpp
DAGISelMatcher.h
DAGISelMatcherEmitter.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
DAGISelMatcherGen.cpp
DAGISelMatcherOpt.cpp
DFAPacketizerEmitter.cpp
Increment DFAStateEntryTable index for sentinel entry.
2012-02-03 21:08:25 +00:00
DFAPacketizerEmitter.h
DisassemblerEmitter.cpp
DisassemblerEmitter.h
EDEmitter.cpp
Make the EDis tables const.
2012-02-11 14:51:07 +00:00
EDEmitter.h
FastISelEmitter.cpp
FastISelEmitter.h
FixedLenDecoderEmitter.cpp
Teach the MC and disassembler about SoftFail, and hook it up to UNPREDICTABLE on ARM. Wire this to tBLX in order to provide test coverage.
2012-02-09 10:56:31 +00:00
FixedLenDecoderEmitter.h
InstrEnumEmitter.cpp
InstrEnumEmitter.h
InstrInfoEmitter.cpp
Put instruction names into an indexed string table on the side, removing a pointer from MCInstrDesc.
2012-02-10 13:18:44 +00:00
InstrInfoEmitter.h
IntrinsicEmitter.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
IntrinsicEmitter.h
LLVMBuild.txt
Makefile
PseudoLoweringEmitter.cpp
Convert assert(0) to llvm_unreachable
2012-02-05 07:21:30 +00:00
PseudoLoweringEmitter.h
RegisterInfoEmitter.cpp
Store just the SimpleValueType in the generated VT tables for each register class, eliminating static ctors.
2012-02-09 12:35:37 +00:00
RegisterInfoEmitter.h
SetTheory.cpp
SetTheory.h
StringMatcher.cpp
StringMatcher.h
StringToOffsetTable.h
SubtargetEmitter.cpp
SubtargetEmitter.h
TableGen.cpp
TGValueTypes.cpp
X86DisassemblerShared.h
X86DisassemblerTables.cpp
Reuse the enum names from X86Desc in the X86Disassembler.
2012-02-11 14:50:54 +00:00
X86DisassemblerTables.h
X86ModRMFilters.cpp
X86ModRMFilters.h
X86RecognizableInstr.cpp
X86RecognizableInstr.h