| .. |
|
AsmParser
|
[ARM64] Conditionalize CPU specific system registers on subtarget features
|
2014-05-01 10:25:36 +00:00 |
|
Disassembler
|
ARM64: refactor NEON post-indexed loads & stores (MC).
|
2014-05-02 14:54:21 +00:00 |
|
InstPrinter
|
ARM64: refactor NEON post-indexed loads & stores (MC).
|
2014-05-02 14:54:21 +00:00 |
|
MCTargetDesc
|
AArch64/ARM64: implement remaining TLS relocations (purely MC).
|
2014-04-30 16:13:26 +00:00 |
|
TargetInfo
|
[ARM64] Add a big endian version of the ARM64 target machine, and update all users.
|
2014-04-23 10:26:40 +00:00 |
|
Utils
|
[ARM64] Conditionalize CPU specific system registers on subtarget features
|
2014-05-01 10:25:36 +00:00 |
|
ARM64.h
|
|
|
|
ARM64.td
|
|
|
|
ARM64AddressTypePromotion.cpp
|
|
|
|
ARM64AdvSIMDScalarPass.cpp
|
|
|
|
ARM64AsmPrinter.cpp
|
AArch64/ARM64: support indexed loads/stores on vector types.
|
2014-05-02 14:54:15 +00:00 |
|
ARM64BranchRelaxation.cpp
|
|
|
|
ARM64CallingConv.h
|
|
|
|
ARM64CallingConvention.td
|
|
|
|
ARM64CleanupLocalDynamicTLSPass.cpp
|
|
|
|
ARM64CollectLOH.cpp
|
|
|
|
ARM64ConditionalCompares.cpp
|
AArch64/ARM64: expunge CPSR from the sources
|
2014-04-30 13:14:14 +00:00 |
|
ARM64DeadRegisterDefinitionsPass.cpp
|
|
|
|
ARM64ExpandPseudoInsts.cpp
|
|
|
|
ARM64FastISel.cpp
|
[ARM64] Correctly select ANDWri in FastISel.
|
2014-05-03 17:27:06 +00:00 |
|
ARM64FrameLowering.cpp
|
|
|
|
ARM64FrameLowering.h
|
|
|
|
ARM64InstrAtomics.td
|
|
|
|
ARM64InstrFormats.td
|
ARM64: refactor NEON post-indexed loads & stores (MC).
|
2014-05-02 14:54:21 +00:00 |
|
ARM64InstrInfo.cpp
|
AArch64/ARM64: expunge CPSR from the sources
|
2014-04-30 13:14:14 +00:00 |
|
ARM64InstrInfo.h
|
AArch64/ARM64: expunge CPSR from the sources
|
2014-04-30 13:14:14 +00:00 |
|
ARM64InstrInfo.td
|
AArch64/ARM64: add patterns for post-indexed ST1 ops.
|
2014-05-02 14:54:27 +00:00 |
|
ARM64ISelDAGToDAG.cpp
|
AArch64/ARM64: support indexed loads/stores on vector types.
|
2014-05-02 14:54:15 +00:00 |
|
ARM64ISelLowering.cpp
|
AArch64/ARM64: support indexed loads/stores on vector types.
|
2014-05-02 14:54:15 +00:00 |
|
ARM64ISelLowering.h
|
[ARM64] Prevent bit extraction to be adjusted by following shift
|
2014-04-30 21:07:24 +00:00 |
|
ARM64LoadStoreOptimizer.cpp
|
|
|
|
ARM64MachineFunctionInfo.h
|
|
|
|
ARM64MCInstLower.cpp
|
|
|
|
ARM64MCInstLower.h
|
|
|
|
ARM64PerfectShuffle.h
|
|
|
|
ARM64PromoteConstant.cpp
|
|
|
|
ARM64RegisterInfo.cpp
|
AArch64/ARM64: expunge CPSR from the sources
|
2014-04-30 13:14:14 +00:00 |
|
ARM64RegisterInfo.h
|
|
|
|
ARM64RegisterInfo.td
|
AArch64/ARM64: expunge CPSR from the sources
|
2014-04-30 13:14:14 +00:00 |
|
ARM64SchedA53.td
|
|
|
|
ARM64SchedCyclone.td
|
|
|
|
ARM64Schedule.td
|
|
|
|
ARM64SelectionDAGInfo.cpp
|
|
|
|
ARM64SelectionDAGInfo.h
|
|
|
|
ARM64StorePairSuppress.cpp
|
|
|
|
ARM64Subtarget.cpp
|
[ARM64] Prefer generation of bzero on Darwin only
|
2014-05-01 13:11:59 +00:00 |
|
ARM64Subtarget.h
|
|
|
|
ARM64TargetMachine.cpp
|
|
|
|
ARM64TargetMachine.h
|
|
|
|
ARM64TargetObjectFile.cpp
|
|
|
|
ARM64TargetObjectFile.h
|
|
|
|
ARM64TargetTransformInfo.cpp
|
|
|
|
CMakeLists.txt
|
|
|
|
LLVMBuild.txt
|
|
|
|
Makefile
|
|
|
