6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-19 04:32:19 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/test/CodeGen/Mips
History
Daniel Sanders 29750a28c3 Merging r214180: 
------------------------------------------------------------------------
r214180 | sstankovic | 2014-07-29 15:39:24 +0100 (Tue, 29 Jul 2014) | 5 lines

[mips] Don't use odd-numbered single precision registers for fastcc calling
convention if -mno-odd-spreg is used.

Differential Revision: http://reviews.llvm.org/D4682

------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_35@214304 91177308-0d34-0410-b5e6-96231b3b80d8
2014-07-30 12:39:37 +00:00
..
cconv
[mips] Emit two CFI offset directives per double precision SDC1/LDC1
2014-07-10 22:23:30 +00:00
Fast-ISel
Add load/store functionality
2014-06-16 22:05:47 +00:00
llvm-ir
[mips][mips64r6] Use JALR for indirect branches instead of JR (which is not available on MIPS32r6/MIPS64r6)
2014-07-09 10:21:59 +00:00
mips32r6
…
mips64r6
…
msa
ps][mips64r6] Added LSA/DLSA instructions
2014-06-20 09:28:09 +00:00
2008-06-05-Carry.ll
…
2008-07-03-SRet.ll
…
2008-07-06-fadd64.ll
…
2008-07-07-Float2Int.ll
…
2008-07-07-FPExtend.ll
…
2008-07-07-IntDoubleConvertions.ll
…
2008-07-15-InternalConstant.ll
…
2008-07-15-SmallSection.ll
…
2008-07-16-SignExtInReg.ll
…
2008-07-22-Cstpool.ll
…
2008-07-23-fpcmp.ll
…
2008-07-29-icmp.ll
…
2008-07-31-fcopysign.ll
…
2008-08-01-AsmInline.ll
…
2008-08-03-fabs64.ll
…
2008-08-03-ReturnDouble.ll
…
2008-08-04-Bitconvert.ll
…
2008-08-06-Alloca.ll
…
2008-08-07-CC.ll
…
2008-08-07-FPRound.ll
…
2008-08-08-bswap.ll
…
2008-08-08-ctlz.ll
…
2008-10-13-LegalizerBug.ll
…
2008-11-10-xint_to_fp.ll
…
2009-11-16-CstPoolLoad.ll
…
2010-07-20-Switch.ll
…
2010-11-09-CountLeading.ll
…
2010-11-09-Mul.ll
…
2011-05-26-BranchKillsVreg.ll
…
2012-12-12-ExpandMemcpy.ll
…
2013-11-18-fp64-const0.ll
[mips] Use MTHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64
2014-06-12 11:55:58 +00:00
abicalls.ll
…
abiflags32.ll
[mips] Do not emit '.module fp=...' unless we really need to.
2014-07-21 15:25:24 +00:00
abiflags-xx.ll
[mips] Expand BuildPairF64 to a spill and reload when the O32 FPXX ABI is
2014-07-14 09:40:29 +00:00
addc.ll
…
addi.ll
…
addressing-mode.ll
…
align16.ll
…
alloca16.ll
…
alloca.ll
…
analyzebranch.ll
[mips][mips64r6] Correct cond names in the cmp.cond.[ds] instructions
2014-07-09 10:40:20 +00:00
and1.ll
…
asm-large-immediate.ll
…
atomic.ll
Replace the result usages while legalizing cmpxchg.
2014-07-21 17:33:44 +00:00
atomicops.ll
IR: add "cmpxchg weak" variant to support permitted failure.
2014-06-13 14:24:07 +00:00
beqzc1.ll
…
beqzc.ll
…
biggot.ll
…
blez_bgez.ll
…
blockaddr.ll
…
br-jmp.ll
…
brconeq.ll
…
brconeqk.ll
…
brconeqz.ll
…
brconge.ll
…
brcongt.ll
…
brconle.ll
…
brconlt.ll
…
brconne.ll
…
brconnek.ll
…
brconnez.ll
…
brdelayslot.ll
…
brind.ll
…
brsize3.ll
…
brsize3a.ll
…
bswap.ll
…
buildpairextractelementf64.ll
[mips] Use MFHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64 moves
2014-07-14 12:41:31 +00:00
cache-intrinsic.ll
…
call-optimization.ll
…
cfi_offset.ll
[mips] Emit two CFI offset directives per double precision SDC1/LDC1
2014-07-10 22:23:30 +00:00
check-noat.ll
…
ci2.ll
…
cmov.ll
Merging r213653:
2014-07-23 12:45:33 +00:00
cmplarge.ll
…
const1.ll
…
const4a.ll
…
const6.ll
…
const6a.ll
…
const-mult.ll
…
constantfp0.ll
…
countleading.ll
[mips][mips64r6] Correct select patterns that have the condition or true/false values backwards
2014-07-09 10:47:26 +00:00
cprestore.ll
…
ctlz.ll
…
DbgValueOtherTargets.test
…
disable-tail-merge.ll
…
div_rem.ll
…
div.ll
…
divrem.ll
…
divu_remu.ll
…
divu.ll
…
double2int.ll
…
dsp-patterns-cmp-vselect.ll
…
dsp-patterns.ll
…
dsp-r1.ll
[mips][mips64r6] madd/maddu/msub/msubu are not available on MIPS32r6/MIPS64r6
2014-06-12 10:54:16 +00:00
dsp-r2.ll
…
dsp-vec-load-store.ll
…
eh-dwarf-cfa.ll
…
eh-return32.ll
[mips][mips64r6] Use JALR for returns instead of JR (which is not available on MIPS32r6/MIPS64r6)
2014-07-09 10:16:07 +00:00
eh-return64.ll
[mips][mips64r6] Use JALR for returns instead of JR (which is not available on MIPS32r6/MIPS64r6)
2014-07-09 10:16:07 +00:00
eh.ll
…
ehframe-indirect.ll
…
elf_eflags.ll
…
emit-big-cst.ll
…
ex2.ll
…
extins.ll
…
f16abs.ll
…
fabs.ll
…
fastcc.ll
Merging r214180:
2014-07-30 12:39:37 +00:00
fcmp.ll
Make it possible for ints/floats to return different values from getBooleanContents()
2014-07-10 10:18:12 +00:00
fcopysign-f32-f64.ll
…
fcopysign.ll
[mips] Use MTHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64
2014-06-12 11:55:58 +00:00
fixdfsf.ll
…
fmadd1.ll
[mips] Use MTHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64
2014-06-12 11:55:58 +00:00
fneg.ll
…
fp16instrinsmc.ll
…
fp16mix.ll
…
fp16static.ll
…
fp64a.ll
[mips] For the FP64A ABI, odd-numbered double-precision moves must not use mtc1/mfc1.
2014-07-14 13:08:14 +00:00
fp-indexed-ls.ll
[mips][mips64r6] [sl][duw]xc1 are not available on MIPS32r6/MIPS64r6
2014-06-12 14:19:28 +00:00
fp-spill-reload.ll
…
fpbr.ll
[mips][mips64r6] bc1[tf] are not available on MIPS32r6/MIPS64r6
2014-06-12 15:00:17 +00:00
fpneeded.ll
…
fpnotneeded.ll
…
fptr2.ll
…
fpxx.ll
[mips] For the FP64A ABI, odd-numbered double-precision moves must not use mtc1/mfc1.
2014-07-14 13:08:14 +00:00
frame-address.ll
…
frem.ll
…
global-address.ll
…
global-pointer-reg.ll
…
gpreg-lazy-binding.ll
…
gprestore.ll
…
helloworld.ll
…
hf1_body.ll
…
hf16_1.ll
…
hf16call32_body.ll
…
hf16call32.ll
…
hfptrcall.ll
…
i32k.ll
…
i64arg.ll
…
imm.ll
…
indirectcall.ll
…
init-array.ll
…
inlineasm64.ll
…
inlineasm_constraint.ll
…
inlineasm-cnstrnt-bad-I-1.ll
…
inlineasm-cnstrnt-bad-J.ll
…
inlineasm-cnstrnt-bad-K.ll
…
inlineasm-cnstrnt-bad-L.ll
…
inlineasm-cnstrnt-bad-N.ll
…
inlineasm-cnstrnt-bad-O.ll
…
inlineasm-cnstrnt-bad-P.ll
…
inlineasm-cnstrnt-reg64.ll
…
inlineasm-cnstrnt-reg.ll
…
inlineasm-operand-code.ll
…
inlineasmmemop.ll
…
int-to-float-conversion.ll
…
internalfunc.ll
…
jtstat.ll
…
l3mc.ll
…
largeimm1.ll
…
largeimmprinting.ll
…
lazy-binding.ll
…
lb1.ll
…
lbu1.ll
…
lcb2.ll
…
lcb3c.ll
…
lcb4a.ll
…
lcb5.ll
…
lh1.ll
…
lhu1.ll
…
lit.local.cfg
…
llcarry.ll
…
load-store-left-right.ll
…
longbranch.ll
…
machineverifier.ll
…
madd-msub.ll
[mips][mips64r6] madd/maddu/msub/msubu are not available on MIPS32r6/MIPS64r6
2014-06-12 10:54:16 +00:00
mature-mc-support.ll
…
mbrsize4a.ll
…
memcpy.ll
…
micromips-atomic.ll
…
micromips-directives.ll
…
micromips-jal.ll
…
micromips-load-effective-address.ll
…
mips16_32_1.ll
…
mips16_32_3.ll
…
mips16_32_4.ll
…
mips16_32_5.ll
…
mips16_32_6.ll
…
mips16_32_7.ll
…
mips16_32_8.ll
…
mips16_32_9.ll
…
mips16_32_10.ll
…
mips16_fpret.ll
…
mips16-hf-attr.ll
…
mips16ex.ll
Print a=b as an assignment.
2014-06-24 22:45:16 +00:00
mips16fpe.ll
…
mips64-f128-call.ll
…
mips64-f128.ll
[mips][mips64r6] Correct select patterns that have the condition or true/false values backwards
2014-07-09 10:47:26 +00:00
mips64-libcall.ll
…
mips64-sret.ll
…
mips64directive.ll
…
mips64ext.ll
…
mips64extins.ll
…
mips64fpimm0.ll
…
mips64fpldst.ll
…
mips64imm.ll
…
mips64instrs.ll
[mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6
2014-06-16 13:18:59 +00:00
mips64intldst.ll
…
mips64lea.ll
…
mips64muldiv.ll
…
mips64shift.ll
…
mipslopat.ll
…
misha.ll
…
mno-ldc1-sdc1.ll
[mips] Use MFHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64 moves
2014-07-14 12:41:31 +00:00
mul.ll
…
mulll.ll
…
mulull.ll
…
nacl-align.ll
…
nacl-branch-delay.ll
…
nacl-reserved-regs.ll
…
neg1.ll
…
no-odd-spreg.ll
[mips] Do not emit '.module [no]oddspreg' unless we really need to.
2014-07-21 10:45:47 +00:00
nomips16.ll
…
not1.ll
…
null-streamer.ll
[Mips] Add a target streamer when creating a null streamer.
2014-06-23 19:43:40 +00:00
null.ll
…
o32_cc_byval.ll
…
o32_cc_vararg.ll
…
o32_cc.ll
[mips] Use MFHC1 when it is available (MIPS32r2 and later) for both FP32 and FP64 moves
2014-07-14 12:41:31 +00:00
octeon_popcnt.ll
…
octeon.ll
…
optimize-fp-math.ll
…
optimize-pic-o0.ll
…
or1.ll
…
powif64_16.ll
…
prevent-hoisting.ll
…
private.ll
…
ra-allocatable.ll
…
rdhwr-directives.ll
…
rem.ll
…
remat-immed-load.ll
…
remu.ll
…
return_address.ll
…
return-vector.ll
…
rotate.ll
…
s2rem.ll
…
sb1.ll
…
sel1c.ll
…
sel2c.ll
…
select.ll
Make it possible for ints/floats to return different values from getBooleanContents()
2014-07-10 10:18:12 +00:00
selectcc.ll
[mips][mips64r6] c.cond.fmt, mov[fntz], and mov[fntz].[ds] are not available on MIPS32r6/MIPS64r6
2014-06-12 13:39:06 +00:00
seleq.ll
…
seleqk.ll
…
selgek.ll
…
selgt.ll
…
selle.ll
…
selltk.ll
…
selne.ll
…
selnek.ll
…
selpat.ll
…
selTBteqzCmpi.ll
…
selTBtnezCmpi.ll
…
selTBtnezSlti.ll
…
setcc-se.ll
…
seteq.ll
…
seteqz.ll
…
setge.ll
…
setgek.ll
…
setle.ll
…
setlt.ll
…
setltk.ll
…
setne.ll
…
setuge.ll
…
setugt.ll
…
setule.ll
…
setult.ll
…
setultk.ll
…
sh1.ll
…
shift-parts.ll
…
simplebr.ll
…
sint-fp-store_pattern.ll
…
sitofp-selectcc-opt.ll
…
sll1.ll
…
sll2.ll
…
small-section-reserve-gp.ll
…
spill-copy-acreg.ll
…
sr1.ll
…
sra1.ll
…
sra2.ll
…
srl1.ll
…
srl2.ll
…
stack-alignment.ll
…
stackcoloring.ll
…
stacksize.ll
…
start-asm-file.ll
…
stchar.ll
…
stldst.ll
…
sub1.ll
…
sub2.ll
…
swzero.ll
…
tail16.ll
…
tailcall.ll
…
tls16_2.ll
…
tls16.ll
…
tls-alias.ll
…
tls-models.ll
…
tls.ll
…
tnaked.ll
…
trap1.ll
…
trap.ll
…
uitofp.ll
…
ul1.ll
…
unalignedload.ll
…
vector-load-store.ll
…
vector-setcc.ll
…
weak.ll
…
xor1.ll
…
zeroreg.ll
[mips][mips64r6] c.cond.fmt, mov[fntz], and mov[fntz].[ds] are not available on MIPS32r6/MIPS64r6
2014-06-12 13:39:06 +00:00