mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
ca795b61be
Summary: This patch (correctly) breaks some MSA tests by exposing the cases when SelectionDAG::getConstant() produces illegal types. These have been temporarily marked XFAIL and the XFAIL flag will be removed when SelectionDAG::getConstant() is fixed. There are three categories of failure: * Immediate instructions are not selected in one endian mode. * Immediates used in ldi.[bhwd] must be different according to endianness. (this only affects cases where the 'wrong' ldi is used to load the correct bitpattern. E.g. (bitcast:v2i64 (build_vector:v4i32 ...))) * Non-immediate instructions that rely on immediates affected by the previous two categories as part of their match pattern. For example, the bset match pattern is the vector equivalent of 'ws | (1 << wt)'. One test needed correcting to expect different output depending on whether big or little endian was in use. This test was test/CodeGen/Mips/msa/basic_operations.ll and experiences the second category of failure shown above. The little endian version of this test is named basic_operations_little.ll and will be merged back into basic_operations.ll in a follow up commit now that FileCheck supports multiple check prefixes. Reviewers: bkramer, jacksprat, dsanders Reviewed By: dsanders CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D1972 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194806 91177308-0d34-0410-b5e6-96231b3b80d8
169 lines
3.6 KiB
LLVM
169 lines
3.6 KiB
LLVM
; Test the MSA ctcmsa and cfcmsa intrinsics (which are encoded with the ELM
|
|
; instruction format).
|
|
|
|
; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
|
|
|
|
define i32 @msa_ir_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 0)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_ir_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $0
|
|
; CHECK: .size msa_ir_cfcmsa_test
|
|
;
|
|
define i32 @msa_csr_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 1)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_csr_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $1
|
|
; CHECK: .size msa_csr_cfcmsa_test
|
|
;
|
|
define i32 @msa_access_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 2)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_access_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $2
|
|
; CHECK: .size msa_access_cfcmsa_test
|
|
;
|
|
define i32 @msa_save_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 3)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_save_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $3
|
|
; CHECK: .size msa_save_cfcmsa_test
|
|
;
|
|
define i32 @msa_modify_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 4)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_modify_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $4
|
|
; CHECK: .size msa_modify_cfcmsa_test
|
|
;
|
|
define i32 @msa_request_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 5)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_request_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $5
|
|
; CHECK: .size msa_request_cfcmsa_test
|
|
;
|
|
define i32 @msa_map_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 6)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_map_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $6
|
|
; CHECK: .size msa_map_cfcmsa_test
|
|
;
|
|
define i32 @msa_unmap_cfcmsa_test() nounwind {
|
|
entry:
|
|
%0 = tail call i32 @llvm.mips.cfcmsa(i32 7)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK: msa_unmap_cfcmsa_test:
|
|
; CHECK: cfcmsa $[[R1:[0-9]+]], $7
|
|
; CHECK: .size msa_unmap_cfcmsa_test
|
|
;
|
|
define void @msa_ir_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 0, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_ir_ctcmsa_test:
|
|
; CHECK: ctcmsa $0
|
|
; CHECK: .size msa_ir_ctcmsa_test
|
|
;
|
|
define void @msa_csr_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 1, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_csr_ctcmsa_test:
|
|
; CHECK: ctcmsa $1
|
|
; CHECK: .size msa_csr_ctcmsa_test
|
|
;
|
|
define void @msa_access_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 2, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_access_ctcmsa_test:
|
|
; CHECK: ctcmsa $2
|
|
; CHECK: .size msa_access_ctcmsa_test
|
|
;
|
|
define void @msa_save_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 3, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_save_ctcmsa_test:
|
|
; CHECK: ctcmsa $3
|
|
; CHECK: .size msa_save_ctcmsa_test
|
|
;
|
|
define void @msa_modify_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 4, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_modify_ctcmsa_test:
|
|
; CHECK: ctcmsa $4
|
|
; CHECK: .size msa_modify_ctcmsa_test
|
|
;
|
|
define void @msa_request_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 5, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_request_ctcmsa_test:
|
|
; CHECK: ctcmsa $5
|
|
; CHECK: .size msa_request_ctcmsa_test
|
|
;
|
|
define void @msa_map_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 6, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_map_ctcmsa_test:
|
|
; CHECK: ctcmsa $6
|
|
; CHECK: .size msa_map_ctcmsa_test
|
|
;
|
|
define void @msa_unmap_ctcmsa_test() nounwind {
|
|
entry:
|
|
tail call void @llvm.mips.ctcmsa(i32 7, i32 1)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: msa_unmap_ctcmsa_test:
|
|
; CHECK: ctcmsa $7
|
|
; CHECK: .size msa_unmap_ctcmsa_test
|
|
;
|
|
declare i32 @llvm.mips.cfcmsa(i32) nounwind
|
|
declare void @llvm.mips.ctcmsa(i32, i32) nounwind
|