Files
llvm-6502/test/CodeGen/Mips
Daniel Sanders 8007133f3e [mips][mips64r6] c.cond.fmt, mov[fntz], and mov[fntz].[ds] are not available on MIPS32r6/MIPS64r6
Summary:
c.cond.fmt has been replaced by cmp.cond.fmt. Where c.cond.fmt wrote to
dedicated condition registers, cmp.cond.fmt writes 1 or 0 to normal FGR's
(like the GPR comparisons).

mov[fntz] have been replaced by seleqz and selnez. These instructions
conditionally zero a register based on a bool in a GPR. The results can
then be or'd together to act as a select without, for example, requiring a third
register read port.

mov[fntz].[ds] have been replaced with sel.[ds]

MIPS64r6 currently generates unnecessary sign-extensions for most selects.
This is because the result of a SETCC is currently an i32. Bits 32-63 are
undefined in i32 and the behaviour of seleqz/selnez would otherwise depend
on undefined bits. Later, we will fix this by making the result of SETCC an
i64 on MIPS64 targets.

Depends on D3958

Reviewers: jkolek, vmedic, zoran.jovanovic

Reviewed By: vmedic, zoran.jovanovic

Differential Revision: http://reviews.llvm.org/D4003

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210777 91177308-0d34-0410-b5e6-96231b3b80d8
2014-06-12 13:39:06 +00:00
..
2012-10-28 23:08:07 +00:00
2013-12-07 02:48:29 +00:00
2014-01-11 21:06:00 +00:00
2012-10-12 02:01:09 +00:00
2012-10-12 02:01:09 +00:00
2012-10-12 02:01:09 +00:00
2012-10-12 02:01:09 +00:00
2013-03-09 18:25:40 +00:00
2014-02-14 19:16:39 +00:00
2012-10-12 02:01:09 +00:00
2012-10-12 02:01:09 +00:00
2013-02-18 04:04:26 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2013-02-20 05:45:15 +00:00
2012-10-27 00:57:14 +00:00
2012-10-26 22:57:32 +00:00
2013-07-26 20:58:55 +00:00
2012-08-28 02:12:42 +00:00