6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 02:29:22 +00:00
Code Issues Projects Releases Wiki Activity
845d2c0c77
llvm-6502/include/llvm/Target
History
Jakob Stoklund Olesen 845d2c0c77 Add TRI::getSubClassWithSubReg(RC, Idx) function. 
This function is used to constrain a register class to a sub-class that
supports the given sub-register index.

For example, getSubClassWithSubReg(GR32, sub_8bit) -> GR32_ABCD.

The function will be used to compute register classes when emitting
INSERT_SUBREG and EXTRACT_SUBREG nodes and for register class inflation
of sub-register operations.

The version provided by TableGen is usually adequate, but targets can
override.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141142 91177308-0d34-0410-b5e6-96231b3b80d8
2011-10-05 00:35:49 +00:00
..
Mangler.h Remove std::string version of getNameWithPrefix. 2011-02-11 05:23:09 +00:00
Target.td Follow up to r138791. 2011-08-30 19:09:48 +00:00
TargetCallingConv.h
TargetCallingConv.td
TargetData.h Convert TargetData::getIndexedOffset to use ArrayRef. 2011-07-19 14:01:37 +00:00
TargetELFWriterInfo.h
TargetFrameLowering.h Emit segmented-stack specific code into function prologues for 2011-08-30 19:39:58 +00:00
TargetInstrInfo.h Expand the x86 V_SET0* pseudos right after register allocation. 2011-09-29 05:10:54 +00:00
TargetIntrinsicInfo.h land David Blaikie's patch to de-constify Type, with a few tweaks. 2011-07-18 04:54:35 +00:00
TargetJITInfo.h Merge System into Support. 2010-11-29 18:16:10 +00:00
TargetLibraryInfo.h add a copy ctor to TargetLibraryInfo. 2011-05-21 20:09:13 +00:00
TargetLowering.h Add codegen support for vector select (in the IR this means a select 2011-09-06 19:07:46 +00:00
TargetLoweringObjectFile.h Goodbye TargetAsmInfo. This eliminate last bit of CodeGen and Target in llvm-mc. 2011-07-20 19:50:42 +00:00
TargetMachine.h - Move CodeModel from a TargetMachine global option to MCCodeGenInfo. 2011-07-20 07:51:56 +00:00
TargetOpcodes.h Change the REG_SEQUENCE SDNode to take an explict register class ID as its first operand. This operand is lowered away by the time we reach MachineInstrs, so the actual register-allocation handling of them doesn't need to change. 2011-06-16 18:17:13 +00:00
TargetOptions.h Command line option to enable support for segmented stacks: 2011-08-30 19:29:02 +00:00
TargetRegisterInfo.h Add TRI::getSubClassWithSubReg(RC, Idx) function. 2011-10-05 00:35:49 +00:00
TargetSchedule.td
TargetSelectionDAG.td CR fixes per Bruno's request. 2011-09-11 15:02:23 +00:00
TargetSelectionDAGInfo.h
TargetSubtargetInfo.h Rename TargetSubtarget to TargetSubtargetInfo for consistency. 2011-07-01 21:01:15 +00:00