6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-24 12:29:33 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/R600
History
Tom Stellard 9735dc6c1b R600/SI: Fix an obvious typo 
Patch by: Marek Olšák

Signed-off-by: Marek Olšák <marek.olsak@amd.com>

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@188419 91177308-0d34-0410-b5e6-96231b3b80d8
2013-08-14 22:22:03 +00:00
..
InstPrinter
R600: Bank Swizzle now display SCL equivalent
2013-06-29 19:32:29 +00:00
MCTargetDesc
Remove address spaces from MC.
2013-07-02 15:49:13 +00:00
TargetInfo
R600: Remove unnecessary include
2013-06-07 20:28:43 +00:00
AMDGPU.h
R600/SI: Use VSrc_* register classes as the default classes for types
2013-08-06 23:08:28 +00:00
AMDGPU.td
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUAsmPrinter.cpp
R600/SI: Initial local memory support
2013-07-10 16:37:07 +00:00
AMDGPUAsmPrinter.h
…
AMDGPUCallingConv.td
R600/SI: Fix an obvious typo
2013-08-14 22:22:03 +00:00
AMDGPUConvertToISA.cpp
…
AMDGPUFrameLowering.cpp
R600: Fix calculation of stack offset in AMDGPUFrameLowering
2013-06-07 20:52:05 +00:00
AMDGPUFrameLowering.h
…
AMDGPUIndirectAddressing.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPUInstrInfo.cpp
R600: Use new getNamedOperandIdx function generated by TableGen
2013-06-25 21:22:18 +00:00
AMDGPUInstrInfo.h
R600: Use new getNamedOperandIdx function generated by TableGen
2013-06-25 21:22:18 +00:00
AMDGPUInstrInfo.td
Create an FPOW SDNode opcode def in the target independent .td file rather than in a specific backend.
2013-05-22 06:36:09 +00:00
AMDGPUInstructions.td
R600: Add support for 24-bit MUL instructions
2013-07-23 01:48:42 +00:00
AMDGPUIntrinsics.td
R600: Add support for GROUP_BARRIER instruction
2013-06-28 15:46:59 +00:00
AMDGPUISelDAGToDAG.cpp
R600/SI: Use VSrc_* register classes as the default classes for types
2013-08-06 23:08:28 +00:00
AMDGPUISelLowering.cpp
R600: Implement TargetLowering::getVectorIdxTy()
2013-08-05 22:22:07 +00:00
AMDGPUISelLowering.h
R600: Implement TargetLowering::getVectorIdxTy()
2013-08-05 22:22:07 +00:00
AMDGPUMachineFunction.cpp
Move string pointer from being a static class member to just a static global in the one file its needed in.
2013-07-17 00:31:35 +00:00
AMDGPUMachineFunction.h
Move string pointer from being a static class member to just a static global in the one file its needed in.
2013-07-17 00:31:35 +00:00
AMDGPUMCInstLower.cpp
…
AMDGPUMCInstLower.h
…
AMDGPURegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPURegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPURegisterInfo.td
Make SubRegIndex size mandatory, following r183020.
2013-05-31 23:45:26 +00:00
AMDGPUSubtarget.cpp
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUSubtarget.h
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUTargetMachine.cpp
R600/SI: Use VSrc_* register classes as the default classes for types
2013-08-06 23:08:28 +00:00
AMDGPUTargetMachine.h
SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions
2013-07-27 00:01:07 +00:00
AMDGPUTargetTransformInfo.cpp
SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions
2013-07-27 00:01:07 +00:00
AMDILBase.td
R600: Move Subtarget feature definitions into AMDGPU.td
2013-06-07 20:28:49 +00:00
AMDILCFGStructurizer.cpp
R600: Remove predicated_break inst
2013-07-31 19:31:14 +00:00
AMDILInstrInfo.td
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDILIntrinsicInfo.cpp
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDILIntrinsicInfo.h
…
AMDILIntrinsics.td
…
AMDILISelLowering.cpp
Make some arrays 'static const'
2013-07-15 06:39:13 +00:00
AMDILRegisterInfo.td
…
CMakeLists.txt
R600: Add new file from r187831 to CMakeLists.txt
2013-08-06 23:12:34 +00:00
LLVMBuild.txt
…
Makefile
…
Processors.td
Add a newline.
2013-07-01 21:31:10 +00:00
R600ControlFlowFinalizer.cpp
R600: Add 64-bit float load/store support
2013-08-01 15:23:42 +00:00
R600Defines.h
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
R600EmitClauseMarkers.cpp
Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector size.
2013-07-14 04:42:23 +00:00
R600ExpandSpecialInstrs.cpp
R600: Remove predicated_break inst
2013-07-31 19:31:14 +00:00
R600InstrFormats.td
Revert "R600: Use SchedModel enum for is{Trans,Vector}Only functions"
2013-07-31 20:43:03 +00:00
R600InstrInfo.cpp
R600: Add 64-bit float load/store support
2013-08-01 15:23:42 +00:00
R600InstrInfo.h
Revert "R600: Use SchedModel enum for is{Trans,Vector}Only functions"
2013-07-31 20:43:03 +00:00
R600Instructions.td
R600: Add 64-bit float load/store support
2013-08-01 15:23:42 +00:00
R600Intrinsics.td
R600: Improve texture handling
2013-05-17 16:50:20 +00:00
R600ISelLowering.cpp
R600: Set scheduling preference to Sched::Source
2013-08-12 22:33:21 +00:00
R600ISelLowering.h
R600: Use DAG lowering pass to handle fcos/fsin
2013-07-09 15:03:11 +00:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
Move passes from namespace llvm into anonymous namespaces. Sort includes while there.
2013-05-23 17:10:37 +00:00
R600MachineScheduler.cpp
Revert "R600: Non vector only instruction can be scheduled on trans unit"
2013-07-31 20:43:27 +00:00
R600MachineScheduler.h
Revert "R600: Non vector only instruction can be scheduled on trans unit"
2013-07-31 20:43:27 +00:00
R600OptimizeVectorRegisters.cpp
R600: Do not mergevector after a vector reg is used
2013-07-31 19:32:12 +00:00
R600Packetizer.cpp
Revert "R600: Non vector only instruction can be scheduled on trans unit"
2013-07-31 20:43:27 +00:00
R600RegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
R600RegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
R600RegisterInfo.td
R600: Add 64-bit float load/store support
2013-08-01 15:23:42 +00:00
R600Schedule.td
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
R600TextureIntrinsicsReplacer.cpp
Move passes from namespace llvm into anonymous namespaces. Sort includes while there.
2013-05-23 17:10:37 +00:00
SIAnnotateControlFlow.cpp
Add 'const' qualifiers to static const char* variables.
2013-07-16 01:17:10 +00:00
SIDefines.h
R600/SI: Initial local memory support
2013-07-10 16:37:07 +00:00
SIFixSGPRCopies.cpp
R600/SI: Use VSrc_* register classes as the default classes for types
2013-08-06 23:08:28 +00:00
SIInsertWaits.cpp
Initialize SIInsertWaits::ExpInstrTypesSeen in the pass constructor.
2013-08-07 07:47:41 +00:00
SIInstrFormats.td
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIInstrInfo.cpp
Make some arrays 'static const'
2013-07-15 06:39:13 +00:00
SIInstrInfo.h
…
SIInstrInfo.td
R600/SI: Implement sint<->fp64 conversions
2013-08-08 16:06:08 +00:00
SIInstructions.td
R600/SI: Add pattern for fp_to_uint
2013-08-14 22:21:57 +00:00
SIIntrinsics.td
R600/SI: Add intrinsic for retrieving the current thread ID
2013-07-10 16:36:52 +00:00
SIISelLowering.cpp
R600/SI: FMA is faster than fmul and fadd for f64
2013-08-10 10:38:54 +00:00
SIISelLowering.h
R600/SI: FMA is faster than fmul and fadd for f64
2013-08-10 10:38:54 +00:00
SILowerControlFlow.cpp
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIMachineFunctionInfo.cpp
…
SIMachineFunctionInfo.h
…
SIRegisterInfo.cpp
R600/SI: Add more special cases for opcodes to ensureSRegLimit()
2013-08-06 23:08:18 +00:00
SIRegisterInfo.h
R600/SI: Add more special cases for opcodes to ensureSRegLimit()
2013-08-06 23:08:18 +00:00
SIRegisterInfo.td
R600/SI: Add support for v2f32 loads
2013-07-18 21:43:48 +00:00
SISchedule.td
…