6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-23 15:29:51 +00:00
Code Issues Projects Releases Wiki Activity
adf6a965a3
llvm-6502/lib/Target/PowerPC
History
Chris Lattner adf6a965a3 Add an isTailCall flag to LowerCallTo 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21958 91177308-0d34-0410-b5e6-96231b3b80d8
2005-05-13 18:50:42 +00:00
..
.cvsignore
LICENSE.TXT
Makefile
PowerPC.td
PowerPCInstrInfo.h
PowerPCTargetMachine.h
PPC32.td
PPC32ISelSimple.cpp
PPC32JITInfo.h
PPC32RegisterInfo.td
PPC64.td
PPC64CodeEmitter.cpp
PPC64InstrInfo.cpp
PPC64InstrInfo.h
PPC64ISelPattern.cpp Add an isTailCall flag to LowerCallTo 2005-05-13 18:50:42 +00:00
PPC64JITInfo.h
PPC64RegisterInfo.cpp
PPC64RegisterInfo.h
PPC64RegisterInfo.td
PPC64TargetMachine.h
PPC.h
PPCAsmPrinter.cpp
PPCBranchSelector.cpp
PPCCodeEmitter.cpp
PPCFrameInfo.h
PPCInstrBuilder.h
PPCInstrFormats.td
PPCInstrInfo.cpp
PPCInstrInfo.h
PPCInstrInfo.td
PPCISelPattern.cpp Add an isTailCall flag to LowerCallTo 2005-05-13 18:50:42 +00:00
PPCJITInfo.cpp
PPCJITInfo.h
PPCRegisterInfo.cpp
PPCRegisterInfo.h
PPCRegisterInfo.td
PPCRelocations.h
PPCTargetMachine.cpp
PPCTargetMachine.h
README.txt

README.txt 

TODO:
* condition register allocation
* gpr0 allocation
* implement do-loop -> bdnz transform
* implement powerpc-64 for darwin
* use stfiwx in float->int
* should hint to the branch select pass that it doesn't need to print the
  second unconditional branch, so we don't end up with things like:
	b .LBBl42__2E_expand_function_8_674	; loopentry.24
	b .LBBl42__2E_expand_function_8_42	; NewDefault
	b .LBBl42__2E_expand_function_8_42	; NewDefault

Currently failing tests that should pass:
* MultiSource
  |- Applications
  |  `- hbd: miscompilation