This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-11-10 17:07:06 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
c543a8849e
llvm-6502
/
lib
/
Target
/
Hexagon
History
Robert Wilhelm
3f4f420ab7
Even more spelling fixes for "instruction".
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@191611
91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-28 13:42:22 +00:00
..
InstPrinter
MCTargetDesc
Even more spelling fixes for "instruction".
2013-09-28 13:42:22 +00:00
TargetInfo
CMakeLists.txt
Hexagon.h
Hexagon.td
HexagonAsmPrinter.cpp
HexagonAsmPrinter.h
HexagonCallingConv.td
HexagonCallingConvLower.cpp
HexagonCallingConvLower.h
HexagonCFGOptimizer.cpp
HexagonCopyToCombine.cpp
HexagonExpandPredSpillCode.cpp
HexagonFixupHwLoops.cpp
HexagonFrameLowering.cpp
HexagonFrameLowering.h
HexagonHardwareLoops.cpp
Replace some unnecessary vector copies with references.
2013-09-15 22:04:42 +00:00
HexagonInstrFormats.td
Even more spelling fixes for "instruction".
2013-09-28 13:42:22 +00:00
HexagonInstrFormatsV4.td
HexagonInstrInfo.cpp
HexagonInstrInfo.h
HexagonInstrInfo.td
HexagonInstrInfoV3.td
HexagonInstrInfoV4.td
HexagonInstrInfoV5.td
HexagonIntrinsics.td
HexagonIntrinsicsDerived.td
HexagonIntrinsicsV3.td
HexagonIntrinsicsV4.td
HexagonIntrinsicsV5.td
HexagonISelDAGToDAG.cpp
ISelDAG: spot chain cycles involving MachineNodes
2013-09-22 08:21:56 +00:00
HexagonISelLowering.cpp
Fix unused variables.
2013-09-10 23:18:14 +00:00
HexagonISelLowering.h
HexagonMachineFunctionInfo.h
HexagonMachineScheduler.cpp
Rename variables for consistency.
2013-09-11 00:41:02 +00:00
HexagonMachineScheduler.h
mi-sched: Precompute a PressureDiff for each instruction, adjust for liveness later.
2013-08-30 03:49:48 +00:00
HexagonMCInstLower.cpp
HexagonNewValueJump.cpp
HexagonOperands.td
HexagonPeephole.cpp
Even more spelling fixes for "instruction".
2013-09-28 13:42:22 +00:00
HexagonRegisterInfo.cpp
HexagonRegisterInfo.h
HexagonRegisterInfo.td
HexagonRemoveSZExtArgs.cpp
HexagonSchedule.td
HexagonScheduleV4.td
HexagonSelectCCInfo.td
HexagonSelectionDAGInfo.cpp
HexagonSelectionDAGInfo.h
HexagonSplitConst32AndConst64.cpp
HexagonSplitTFRCondSets.cpp
HexagonSubtarget.cpp
HexagonSubtarget.h
HexagonTargetMachine.cpp
Allow subtarget selection of the default MachineScheduler and document the interface.
2013-09-20 05:14:41 +00:00
HexagonTargetMachine.h
HexagonTargetObjectFile.cpp
HexagonTargetObjectFile.h
HexagonVarargsCallingConvention.h
HexagonVLIWPacketizer.cpp
LLVMBuild.txt
Makefile