6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-21 00:32:23 +00:00
Code Issues Projects Releases Wiki Activity
c6a335b72a
llvm-6502/lib/Target/SparcV8
History
Chris Lattner 46030a6b0a implement support for f32 arguments past the first 6 words 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25450 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-19 07:22:29 +00:00
..
.cvsignore
DelaySlotFiller.cpp
FPMover.cpp add fneg/fabs support for doubles 2005-12-19 00:50:12 +00:00
Makefile
README.txt not a good idea 2005-12-23 07:37:47 +00:00
SparcV8.h
SparcV8.td
SparcV8AsmPrinter.cpp Don't print a label for the first MBB in a function. 2006-01-15 09:26:27 +00:00
SparcV8InstrFormats.td Push ops list, asm string, and pattern all the way up to InstV8. Move the 2005-12-18 08:21:00 +00:00
SparcV8InstrInfo.cpp Tighten up some checks 2005-12-18 06:40:34 +00:00
SparcV8InstrInfo.h
SparcV8InstrInfo.td Don't print a label for the first MBB in a function. 2006-01-15 09:26:27 +00:00
SparcV8ISelDAGToDAG.cpp implement support for f32 arguments past the first 6 words 2006-01-19 07:22:29 +00:00
SparcV8ISelSimple.cpp Elimiante SP and FP, which weren't members of the IntRegs register class 2005-12-19 00:06:52 +00:00
SparcV8RegisterInfo.cpp New DAG node properties SNDPInFlag, SNDPOutFlag, and SNDPOptInFlag to replace 2006-01-09 18:28:21 +00:00
SparcV8RegisterInfo.h
SparcV8RegisterInfo.td Reserve G1 for frame offset stuff and use it to handle large stack frames. 2005-12-20 07:56:31 +00:00
SparcV8TargetMachine.cpp reorder passes 2006-01-15 07:19:53 +00:00
SparcV8TargetMachine.h

README.txt 

Meta TODO list:
1. Create a new DAG -> DAG instruction selector, by adding patterns to the
   instructions.
2. ???
3. profit!

To-do
-----

* Keep the address of the constant pool in a register instead of forming its
  address all of the time.
* We can fold small constant offsets into the %hi/%lo references to constant
  pool addresses as well.