mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
276365dd4b
be the first encoded as the first feature. It then uses the CPU name to look up features / scheduling itineray even though clients know full well the CPU name being used to query these properties. The fix is to just have the clients explictly pass the CPU name! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134127 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
1.9 KiB
C++
56 lines
1.9 KiB
C++
//===-- AlphaTargetMachine.cpp - Define TargetMachine for Alpha -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "Alpha.h"
|
|
#include "AlphaMCAsmInfo.h"
|
|
#include "AlphaTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Support/FormattedStream.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
extern "C" void LLVMInitializeAlphaTarget() {
|
|
// Register the target.
|
|
RegisterTargetMachine<AlphaTargetMachine> X(TheAlphaTarget);
|
|
RegisterAsmInfo<AlphaMCAsmInfo> Y(TheAlphaTarget);
|
|
}
|
|
|
|
AlphaTargetMachine::AlphaTargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &CPU,
|
|
const std::string &FS)
|
|
: LLVMTargetMachine(T, TT),
|
|
DataLayout("e-f128:128:128-n64"),
|
|
FrameLowering(Subtarget),
|
|
Subtarget(TT, CPU, FS),
|
|
TLInfo(*this),
|
|
TSInfo(*this) {
|
|
setRelocationModel(Reloc::PIC_);
|
|
}
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Pass Pipeline Configuration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
bool AlphaTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
PM.add(createAlphaISelDag(*this));
|
|
return false;
|
|
}
|
|
bool AlphaTargetMachine::addPreEmitPass(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// Must run branch selection immediately preceding the asm printer
|
|
PM.add(createAlphaBranchSelectionPass());
|
|
PM.add(createAlphaLLRPPass(*this));
|
|
return false;
|
|
}
|