| .. |
|
InstrSched
|
(1) Added special register class containing (for now) %fsr.
|
2003-05-27 00:05:23 +00:00 |
|
InstrSelection
|
Remove unneccesary &*
|
2003-04-23 16:36:11 +00:00 |
|
LiveVar
|
Renamed MachienOperand::opIsDef to MachineOperand::opIsDefOnly()
|
2003-05-27 00:06:48 +00:00 |
|
ModuloScheduling
|
so far everything compiles
|
2003-05-30 00:17:09 +00:00 |
|
RegAlloc
|
(1) Added special register class containing (for now) %fsr.
|
2003-05-27 00:05:23 +00:00 |
|
.cvsignore
|
Since there is now another derived .inc file, ignore them all.
|
2003-05-29 20:15:27 +00:00 |
|
EmitBytecodeToAssembly.cpp
|
changed implementation of LLVM BYTECODE Length
|
2002-07-25 17:22:48 +00:00 |
|
MachineCodeForInstruction.h
|
Move annotation to support library
|
2003-01-14 21:29:58 +00:00 |
|
MachineFunctionInfo.h
|
State for frame and constant pool information pulled out of MachineFunction
|
2002-12-28 20:07:33 +00:00 |
|
MachineInstrAnnot.h
|
Remove separate vector of implicit refs from MachineInstr, and
|
2002-10-29 19:41:18 +00:00 |
|
Makefile
|
Makefile: Make SparcV9CodeEmitter.inc depend on SparcV9_F*.td as well.
|
2003-05-30 08:02:14 +00:00 |
|
MappingInfo.cpp
|
Replaced uses of deprecated `MachineFunction::get(BasicBlock *BB)'.
|
2002-10-28 20:00:31 +00:00 |
|
MappingInfo.h
|
moved from CodeGen to this dir
|
2002-07-22 22:09:35 +00:00 |
|
SparcV9_F2.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9_F3.td
|
Because the format of the shift instructions is `shift r, shcnt, r', the
|
2003-05-30 18:06:10 +00:00 |
|
SparcV9_F4.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9_Reg.td
|
* Broke up SparcV9.td into separate files as it was getting unmanageable
|
2003-05-29 03:31:43 +00:00 |
|
SparcV9.burg.in
|
Add support for compiling varargs functions.
|
2003-05-25 15:59:47 +00:00 |
|
SparcV9.td
|
Fixed to use the correct format of the instruction.
|
2003-05-29 04:53:56 +00:00 |
|
SparcV9AsmPrinter.cpp
|
Added 'r' or 'i' annotations to instructions, as SparcInstr.def has changed.
|
2003-05-27 22:35:43 +00:00 |
|
SparcV9CodeEmitter.cpp
|
Fixed an error preventing compilation.
|
2003-05-27 22:48:28 +00:00 |
|
SparcV9CodeEmitter.h
|
Fixed an error preventing compilation.
|
2003-05-27 22:48:28 +00:00 |
|
SparcV9Instr.def
|
Made the register and immediate versions of instructions consecutive.
|
2003-05-30 19:14:01 +00:00 |
|
SparcV9InstrInfo.cpp
|
Added 'r' or 'i' annotations to instructions, as SparcInstr.def has changed.
|
2003-05-27 22:35:43 +00:00 |
|
SparcV9InstrSelection.cpp
|
Moved and expanded convertOpcodeFromRegToImm() to conver more opcodes.
|
2003-05-30 20:11:56 +00:00 |
|
SparcV9InstrSelectionSupport.h
|
Moved and expanded convertOpcodeFromRegToImm() to conver more opcodes.
|
2003-05-30 20:11:56 +00:00 |
|
SparcV9Internals.h
|
The register types need to be visible outside of the class to be useful.
|
2003-05-30 20:12:42 +00:00 |
|
SparcV9PeepholeOpts.cpp
|
Cleaned up code layout; no functional changes.
|
2003-05-23 19:20:57 +00:00 |
|
SparcV9PreSelection.cpp
|
Eliminate use of NonCopyable so that doxygen documentation doesn't link
|
2003-05-01 20:28:45 +00:00 |
|
SparcV9PrologEpilogInserter.cpp
|
Added 'r' or 'i' annotations to instructions, as SparcInstr.def has changed.
|
2003-05-27 22:35:43 +00:00 |
|
SparcV9RegClassInfo.cpp
|
Fixed `volatile' typo.
|
2003-05-21 19:34:28 +00:00 |
|
SparcV9RegClassInfo.h
|
Added special register class containing (for now) %fsr.
|
2003-05-27 00:02:22 +00:00 |
|
SparcV9RegInfo.cpp
|
Added 'r' and 'i' annotations to instructions as SparcInstr.def has changed.
|
2003-05-27 22:40:34 +00:00 |
|
SparcV9SchedInfo.cpp
|
Added entries for each of the instructions with annotations ('r' or 'i').
|
2003-05-27 22:33:39 +00:00 |
|
SparcV9StackSlots.cpp
|
Rename MachineInstrInfo -> TargetInstrInfo
|
2003-01-14 22:00:31 +00:00 |
|
SparcV9TargetMachine.cpp
|
Make LLI behave just like LLC with regard to the compile passes it uses.
|
2003-05-30 20:00:13 +00:00 |
d3d97be4d1