Michel Danzer de2e0bc366 R600/SI: Fix fneg for 0.0
V_ADD_F32 with source modifier does not produce -0.0 for this. Just
manipulate the sign bit directly instead.

Also add a pattern for (fneg (fabs ...)).

Fixes a bunch of bit encoding piglit tests with radeonsi.

Reviewed-by: Tom Stellard <thomas.stellard@amd.com>

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@200743 91177308-0d34-0410-b5e6-96231b3b80d8
2014-02-04 07:12:38 +00:00
..
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00
2014-02-04 07:12:38 +00:00
2014-01-24 17:20:08 +00:00
2014-01-24 17:20:08 +00:00