6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-18 13:34:04 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/Sparc
History
Brian Gaeke b95cbee930 Support most cases of vaarg (except double). 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18055 91177308-0d34-0410-b5e6-96231b3b80d8
2004-11-20 22:50:42 +00:00
..
DelaySlotFiller.cpp
Use TargetMachine::hasDelaySlot() instead of our old switch statement
2004-09-30 04:04:47 +00:00
FPMover.cpp
Pass which converts FpMOVD (double move pseudoinstructions) to pairs
2004-09-29 03:24:34 +00:00
Makefile
Change name of target lib to conform to new naming scheme.
2004-10-29 21:57:16 +00:00
README.txt
Update failing test cases & to-do list.
2004-11-20 22:50:41 +00:00
Sparc.h
Add createSparcV8FPMoverPass().
2004-09-29 03:25:39 +00:00
Sparc.td
Prettify formatting of the file, adjust paths to making V8 a subdir of Sparc
2004-09-22 20:09:29 +00:00
SparcAsmPrinter.cpp
Handle GhostLinkage case for completeness (should not be seen by the asm writer)
2004-11-19 21:49:19 +00:00
SparcInstrFormats.td
Class F2_1 already inherits the imm22 field from class F2
2004-10-14 22:32:24 +00:00
SparcInstrInfo.cpp
Recognize FpMOVD as a move.
2004-09-29 16:45:47 +00:00
SparcInstrInfo.h
I think that V8 should coallesce registers, don't you?
2004-07-25 06:19:04 +00:00
SparcInstrInfo.td
Correct the implicit-defs information for indirect and direct calls.
2004-11-16 07:32:09 +00:00
SparcRegisterInfo.cpp
Remove dependency on MRegisterInfo::getRegClass
2004-10-29 21:42:27 +00:00
SparcRegisterInfo.h
Code insertion methods now return void instead of an int.
2004-08-15 22:15:11 +00:00
SparcRegisterInfo.td
Allocate fewer registers and tighten up alignment restrictions.
2004-11-18 00:25:20 +00:00
SparcTargetMachine.cpp
Allocate fewer registers and tighten up alignment restrictions.
2004-11-18 00:25:20 +00:00
SparcTargetMachine.h
Implement getModuleMatchQuality and getJITMatchQuality so that v8 will be the
2004-10-09 05:57:01 +00:00
SparcV8CodeEmitter.cpp
* Add baseline structural JIT code, but disable the JIT to allow llvm-gcc builds
2004-10-19 19:49:42 +00:00
SparcV8ISelSimple.cpp
Support most cases of vaarg (except double).
2004-11-20 22:50:42 +00:00
SparcV8JITInfo.h
SparcV8 skeleton
2004-02-25 19:28:19 +00:00

README.txt 

SparcV8 backend skeleton
------------------------

This directory houses a 32-bit SPARC V8 backend employing an expander-based
instruction selector.  It is not yet functionally complete.  Watch
this space for more news coming soon!

Current expected test failures
------------------------------

All SingleSource/Benchmarks tests are expected to pass.  Currently, all
C++ tests and most tests involving varargs instructions
(e.g. vaarg) are expected to fail.  Here are the known SingleSource
failures:

	UnitTests/SetjmpLongjmp/C++/C++Catch
	UnitTests/SetjmpLongjmp/C++/SimpleC++Test
	UnitTests/2003-05-07-VarArgs
	UnitTests/2003-08-11-VaListArg
	Regression/C++/EH/ConditionalExpr
	Regression/C++/EH/ctor_dtor_count-2
	Regression/C++/EH/ctor_dtor_count
	Regression/C++/EH/exception_spec_test
	Regression/C++/EH/function_try_block
	Regression/C++/EH/simple_rethrow
	Regression/C++/EH/simple_throw
	Regression/C++/EH/throw_rethrow_test
	CustomChecked/oopack_v1p8

To-do
-----

* support setcc on longs
* support basic binary operations on longs
  - use libc procedures instead of open-coding for:
    __div64 __mul64 __rem64 __udiv64 __umul64 __urem64
* support casting 64-bit integers to FP types
* fully support varargs instructions

$Date$