| .. |
|
AArch64
|
llvm/test/CodeGen/AArch64/tailcall_misched_graph.ll: s/REQUIRE/REQUIRES/
|
2015-05-09 05:59:00 +00:00 |
|
ARM
|
[ARM] Use AEABI aligned function variants
|
2015-05-12 13:13:38 +00:00 |
|
BPF
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
CPP
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
Generic
|
Migrate existing backends that care about software floating point
|
2015-05-12 01:26:05 +00:00 |
|
Hexagon
|
[Hexagon] Generate more hardware loops
|
2015-05-08 20:18:21 +00:00 |
|
Inputs
|
IR: Give 'DI' prefix to debug info metadata
|
2015-04-29 16:38:44 +00:00 |
|
Mips
|
[mips][FastISel] Handle calls with non legal types i8 and i16.
|
2015-05-12 12:29:17 +00:00 |
|
MSP430
|
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
|
2015-03-13 18:20:45 +00:00 |
|
NVPTX
|
[NVPTX] Handle addrspacecast constant expressions in aggregate initializers
|
2015-04-28 17:18:30 +00:00 |
|
PowerPC
|
Fix test added in r236850 for OSX builders.
|
2015-05-08 14:04:54 +00:00 |
|
R600
|
R600/SI: Remove M0Reg register class
|
2015-05-12 15:00:52 +00:00 |
|
SPARC
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
SystemZ
|
[DAGCombiner] Account for getVectorIdxTy() when narrowing vector load
|
2015-05-05 19:34:10 +00:00 |
|
Thumb
|
IR: Give 'DI' prefix to debug info metadata
|
2015-04-29 16:38:44 +00:00 |
|
Thumb2
|
Thumb2SizeReduction: Check the correct set of registers for LDMIA.
|
2015-05-05 20:07:10 +00:00 |
|
WinEH
|
[WinEH] Handle nested landing pads that return directly to the parent function.
|
2015-05-11 23:06:02 +00:00 |
|
X86
|
AVX-512, X86: Added lowering for shift operations for SKX.
|
2015-05-12 13:25:46 +00:00 |
|
XCore
|
IR: Give 'DI' prefix to debug info metadata
|
2015-04-29 16:38:44 +00:00 |
f36ad4aa04