6502
/
ossc
mirror of https://github.com/marqs85/ossc.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
ossc/rtl/pll_2x.ppf

22 lines
1.1 KiB
Plaintext
Raw Permalink Normal View History

Initial public release (FW 0.64)
2016-02-22 23:03:50 +00:00
<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE pinplan>
<pinplan intended_family="Cyclone IV E" variation_name="pll_2x" megafunction_name="ALTPLL" specifies="all_ports">
<global>
<pin name="areset" direction="input" scope="external" />
optimize clock network * replace all clock muxes with a single cycloneive_clkctrl to minimize skew * use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-05 21:26:50 +00:00
<pin name="clkswitch" direction="input" scope="external" />
<pin name="configupdate" direction="input" scope="external" />
Initial public release (FW 0.64)
2016-02-22 23:03:50 +00:00
<pin name="inclk0" direction="input" scope="external" source="clock" />
optimize clock network * replace all clock muxes with a single cycloneive_clkctrl to minimize skew * use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-05 21:26:50 +00:00
<pin name="inclk1" direction="input" scope="external" source="clock" />
<pin name="scanclk" direction="input" scope="external" source="clock" />
<pin name="scanclkena" direction="input" scope="external" />
<pin name="scandata" direction="input" scope="external" />
fix PLL reference clock switchover logic
2019-10-09 20:58:55 +00:00
<pin name="activeclock" direction="output" scope="external" />
Initial public release (FW 0.64)
2016-02-22 23:03:50 +00:00
<pin name="c0" direction="output" scope="external" source="clock" />
Preliminary Line5x implementation
2017-01-28 01:37:57 +00:00
<pin name="c1" direction="output" scope="external" source="clock" />
Initial public release (FW 0.64)
2016-02-22 23:03:50 +00:00
<pin name="locked" direction="output" scope="external" />
optimize clock network * replace all clock muxes with a single cycloneive_clkctrl to minimize skew * use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-05 21:26:50 +00:00
<pin name="scandataout" direction="output" scope="external" />
<pin name="scandone" direction="output" scope="external" />
Initial public release (FW 0.64)
2016-02-22 23:03:50 +00:00
</global>
</pinplan>